| Electronic Components Datasheet Search |
|
R8C/20 Datasheet(PDF) 283 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/20 Datasheet(HTML) 283 Page - Renesas Technology Corp |
|
283 / 501 page ![]() R8C/20 Group, R8C/21 Group 15. Serial Interface Rev.2.00 Aug 27, 2008 Page 267 of 458 REJ09B0250-0200 Figure 15.3 Registers UiTB, UiRB, and UiBRG (i = 0 or 1) UARTi Transmit Buffer Register (i = 0 or 1) (1,2) Symbol Address After Reset U0TB 00A3h-00A2h Indeterminate U1TB 00ABh-00AAh Indeterminate RW NOTES: 1. 2. (b15) b7 (b8) b0 b0 b7 Use the MOV instruction to w rite to this register. WO — Nothing is assigned. If necessary, set to 0. When read, the content is indeterminate. — (b15-b9) When the transfer data length is 9-bit long, w rite to high-byte data first then low -byte data. Function Bit Symbol — (b8-b0) Transmit data UARTi Receive Buffer Register (i = 0 or 1) (1) Symbol After Reset U0RB Indeterminate U1RB Indeterminate RW NOTES: 1. 2. — — (b7-b0) — Function Receive data (D7 to D0) RO Receive data (D8) RO — (b8) — b0 b7 (b15) b7 (b8) b0 Bit Symbol Bit Name Address 00A7h-00A6h 00AFh-00AEh OER Overrun error flag(2) 0 : No overrun error 1 : Overrun error RO 0 : No parity error 1 : Parity error RO FER Framing error flag(2) 0 : No framing error 1 : Framing error RO Nothing is assigned. If necessary, set to 0. When read, the content is indeterminate. — (b11-b9) Read out the UiRB register in 16-bit unit. The SUM, PER, FER and OER bits are set to 0 (no error) w hen the SMD2 to SMD0 bits in the UiMR register are set to 000b (serial interface disabled) or the RE bit in the U0C1 register is set to 0 (receive disable). The SUM bit is set to 0 (no error) w hen the PER, FER and OER bits are set to 0 (no error). Also, the PER and FER bits are set to 0 w hen the higher byte of the UiRB register is read out. RO SUM Error sum flag(2) 0 : No error 1 : Error PER Parity error flag(2) UARTi Bit Rate Register (i = 0 or 1) (1,2,3) Symbol Address After Reset U0BRG 00A1h Indeterminate U1BRG 00A9h Indeterminate Setting Range RW NOTES: 1. 2. 3. b7 Assuming that set value is n, UiBRG divides the count source by n+1 b0 After setting the CLK0 to CLK1 bits in the UiC0 register, w rite to the UiBRG register. Use the MOV instruction to w rite to this register. WO Write to this register w hile the serial interface is neither transmitting nor receiving. 00h to FFh Function |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |