Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R8C/20 Datasheet(PDF) 261 Page - Renesas Technology Corp

Part # R8C/20
Description  MCU R8C FAMILY / R8C/2x SERIES
PDF  501 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/20 Datasheet(HTML) 261 Page - Renesas Technology Corp

Back Button R8C/20 Datasheet HTML 257Page - Renesas Technology Corp R8C/20 Datasheet HTML 258Page - Renesas Technology Corp R8C/20 Datasheet HTML 259Page - Renesas Technology Corp R8C/20 Datasheet HTML 260Page - Renesas Technology Corp R8C/20 Datasheet HTML 261Page - Renesas Technology Corp R8C/20 Datasheet HTML 262Page - Renesas Technology Corp R8C/20 Datasheet HTML 263Page - Renesas Technology Corp R8C/20 Datasheet HTML 264Page - Renesas Technology Corp R8C/20 Datasheet HTML 265Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 261 / 501 page
background image
R8C/20 Group, R8C/21 Group
14. Timers
Rev.2.00 Aug 27, 2008
Page 245 of 458
REJ09B0250-0200
Figure 14.105 Registers TRDIER0 and TRDIER1 in PWM3 Mode
Figure 14.106 TRD0 Register in PWM3 Mode
Timer RD Interrupt Enable Register i (i = 0 or 1)
Symbol
Address
After Reset
TRDIER0
0144h
11100000b
TRDIER1
0154h
11100000b
Bit Symbol
Bit Name
Function
RW
b3 b2
IMIED
b1 b0
b7 b6 b5 b4
RW
IMIEB
RW
Input capture/compare match
interrupt enable bit A
0 : Disable an interrupt (IMIA) by the
IMFA bit
1 : Enable an interrupt (IMIA) by the
IMFA bit
Input capture/compare match
interrupt enable bit B
0 : Disable an interrupt (IMIB) by the
IMFB bit
1 : Enable an interrupt (IMIB) by the
IMFB bit
IMIEA
Input capture/compare match
interrupt enable bit C
0 : Disable an interrupt (IMIC) by the
IMFC bit
1 : Enable an interrupt (IMIC) by the
IMFC bit
IMIEC
RW
RW
Input capture/compare match
interrupt enable bit D
0 : Disable an interrupt (IMID) by the
IMFD bit
1 : Enable an interrupt (IMID) by the
IMFD bit
Overflow /underflow interrupt enable
bit
0 : Disable an interrupt (OVI) by the
OVF bit
1 : Enable an interrupt (OVI) by the
OVF bit
RW
OVIE
—
(b7 - b5)
—
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
Timer RD Counter 0
(1,2)
Symbol
Address
After Reset
TRD0
0147h-0146h
0000h
Setting Range
RW
NOTES:
1.
2.
Function
Count a count source. Count operation is incremented.
When an overflow occurs, the OVF bit in the TRDSR0 register is set to 1.
0000h to FFFFh
RW
b7
The TRD1 register is not used in PWM3 mode.
(b8)
b0
(b15)
b7
Access the TRD0 register in 16-bit units. Do not access it in 8-bit units.
b0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com