Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS7150 Datasheet(PDF) 102 Page - ams-OSRAM AG

Part # AS7150
Description  Optical force sensing analog front end
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSOSRAM [ams-OSRAM AG]
Direct Link  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS7150 Datasheet(HTML) 102 Page - ams-OSRAM AG

Back Button AS7150 Datasheet HTML 98Page - ams-OSRAM AG AS7150 Datasheet HTML 99Page - ams-OSRAM AG AS7150 Datasheet HTML 100Page - ams-OSRAM AG AS7150 Datasheet HTML 101Page - ams-OSRAM AG AS7150 Datasheet HTML 102Page - ams-OSRAM AG AS7150 Datasheet HTML 103Page - ams-OSRAM AG AS7150 Datasheet HTML 104Page - ams-OSRAM AG AS7150 Datasheet HTML 105Page - ams-OSRAM AG AS7150 Datasheet HTML 106Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 159 page
background image
AS7150
Register description
Datasheet • PUBLIC • Document Feedback
DS001130 • v3-00 • 2026-Jan-26
102 / 159
/
8.9.11
SEQ2_FREQDIVL register (Address 0x4A)
Table 69: SEQ2_FREQDIVL register
Addr: 0x4A
SEQ2_FREQDIVL
Bit
Bit name
Default
Access
Bit description
7:0
seq2_freqdiv[7:0]
0
R/W
This is the lower 8-bit frequency divider
registers for sequencer 2 sample period.
Please find the calculation formulas for
sequencer 2 sample rate and period time
below where n represents the full 16-bit
seq2_freqdiv[15:0] register value which is
split into two 8 bit registers
SEQ2_FREQDIVL and SEQ2_FREQDIVH.
In order to get a better understanding of the
clock generation unit Figure 19 provides and
overview of the clock tree.
������������������������2 = (������ + 1) ∗ ������������������������
������������������������2 =
������������������������
������+1
8.9.12
SEQ2_FREQDIVH register (Address 0x4B)
Table 70: SEQ2_FREQDIVH register
Addr: 0x4B
SEQ2_FREQDIVH
Bit
Bit name
Default
Access
Bit description
7:0
seq2_freqdiv[15:8]
0
R/W
This is the higher 8-bit frequency divider
registers for sequencer 2 sample period.
Please find the calculation formulas for
sequencer 2 sample rate and period time
below where n represents the full 16-bit
seq2_freqdiv[15:0] register value which is
split into two 8-bit registers
SEQ2_FREQDIVL and SEQ2_FREQDIVH.
In order to get a better understanding of the
clock generation unit Figure 19 provides and
overview of the clock tree.
������������������������2 = (������ + 1) ∗ ������������������������
������������������������2 =
������������������������
������+1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com