Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADSP1802 Datasheet(PDF) 13 Page - Analog Devices

Part # ADSP1802
Description  SHARC Processor
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP1802 Datasheet(HTML) 13 Page - Analog Devices

Back Button ADSP1802 Datasheet HTML 9Page - Analog Devices ADSP1802 Datasheet HTML 10Page - Analog Devices ADSP1802 Datasheet HTML 11Page - Analog Devices ADSP1802 Datasheet HTML 12Page - Analog Devices ADSP1802 Datasheet HTML 13Page - Analog Devices ADSP1802 Datasheet HTML 14Page - Analog Devices ADSP1802 Datasheet HTML 15Page - Analog Devices ADSP1802 Datasheet HTML 16Page - Analog Devices ADSP1802 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 34 page
background image
Data Sheet
ADSP1802
SPECIFICATIONS
analog.com
Rev. D | 13 of 34
Sample Rate Converter (SRC)—Serial Input Port
The asynchronous sample rate converter (ASRC) input signals are routed from the DAI_P1 to DAI_P20 pins using the SRU. Therefore, the
timing specifications provided in Table 21 are valid at the DAI_P1 to DAI_P20 pins.
Table 21. ASRC, Serial Input Port
Parameter
Description
Min
Max
Unit
TIMING REQUIREMENTS
tSRCSFS 1
Frame Sync Setup Before Serial Clock Rising Edge
4
ns
tSRCHFS1
Frame Sync Hold After Serial Clock Rising Edge
5.5
ns
tSRCSD1
Data Setup Before Serial Clock Rising Edge
4
ns
tSRCHD1
Data Hold After Serial Clock Rising Edge
5.5
ns
tSRCCLKW
Clock Width
(tPCLK × 4) ÷ 2 − 1
ns
tSRCCLK
Clock Period
tPCLK × 4
ns
1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG input
can be either CLKIN or any of the DAI pins.
Figure 19. ASRC Serial Input Port Timing
SRC—Serial Output Port
For the serial output port, the frame sync is an input, and it must meet setup and hold times about SCLK on the output port. The serial data
output has a hold time and delay specification about serial clock. Note that serial clock rising edge is the sampling edge, and the falling edge is
the drive edge.
Table 22. ASRC, Serial Output Port
Parameter
Description
Min
Max
Unit
TIMING REQUIREMENTS
tSRCSFS1
Frame Sync Setup Before Serial Clock Rising Edge
4
ns
tSRCHFS1
Frame Sync Hold After Serial Clock Rising Edge
5.5
ns
tSRCCLKW
Clock Width
(tPCLK × 4) ÷ 2 − 1
ns
tSRCCLK
Clock Period
tPCLK × 4
ns
SWITCHING CHARACTERISTICS
tSRCTDD1
Transmit Data Delay After Serial Clock Falling Edge
9.9
ns
tSRCTDH1
Transmit Data Hold After Serial Clock Falling Edge
1
ns
1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG input
can be either CLKIN or any of the DAI pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com