Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

ADSP1802 Datasheet(PDF) 9 Page - Analog Devices

Part # ADSP1802
Description  SHARC Processor
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP1802 Datasheet(HTML) 9 Page - Analog Devices

Back Button ADSP1802 Datasheet HTML 5Page - Analog Devices ADSP1802 Datasheet HTML 6Page - Analog Devices ADSP1802 Datasheet HTML 7Page - Analog Devices ADSP1802 Datasheet HTML 8Page - Analog Devices ADSP1802 Datasheet HTML 9Page - Analog Devices ADSP1802 Datasheet HTML 10Page - Analog Devices ADSP1802 Datasheet HTML 11Page - Analog Devices ADSP1802 Datasheet HTML 12Page - Analog Devices ADSP1802 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
Data Sheet
ADSP1802
SPECIFICATIONS
analog.com
Rev. D | 9 of 34
Table 14. SPORTs—External Clock (Continued)
Parameter
Description
Min
Max
Unit
tHFSE1
Frame Sync Hold After SCLK (Externally Generated Frame Sync in Either
Transmit or Receive Mode)
2.5
ns
tSDRE1
Receive Data Setup Before Receive SCLK
1.9
ns
tHDRE1
Receive Data Hold After SCLK
2.5
ns
tSCLKW
SCLK Width
(tPCLK × 4) ÷ 2 − 1.5
ns
tSCLK
SCLK Period
tPCLK × 4
ns
SWITCHING CHARACTERISTICS
tDFSE2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Either
Transmit or Receive Mode)
10.25
ns
tHOFSE2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Either
Transmit or Receive Mode)
2
ns
tDDTE2
Transmit Data Delay After Transmit SCLK
9
ns
tHDTE2
Transmit Data Hold After Transmit SCLK
2
ns
1 Referenced to sample edge.
2 Referenced to drive edge.
Table 15. SPORTs—Internal Clock
Parameter
Description
Min
Max
Unit
TIMING REQUIREMENTS
tSFSI1
Frame Sync Setup Before SCLK (Externally Generated Frame Sync in Either
Transmit or Receive Mode)
7
ns
tHFSI1
Frame Sync Hold After SCLK (Externally Generated Frame Sync in Either
Transmit or Receive Mode)
2.5
ns
tSDRI1
Receive Data Setup Before SCLK
7
ns
tHDRI1
Receive Data Hold After SCLK
2.5
ns
SWITCHING CHARACTERISTICS
tDFSI2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit
Mode)
4
ns
tHOFSI2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit
Mode)
−1
ns
tDFSIR2
Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive
Mode)
9.75
ns
tHOFSR2
Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive
Mode)
−1
ns
tDDTI2
Transmit Data Delay After SCLK
3.25
ns
tHDTI2
Transmit Data Hold After SCLK
−2
ns
tSCKLIW
Transmit or Receive SCLK Width
2 × tPCLK − 1.5
2 × tPCLK + 1.5
ns
1 Referenced to sample edge.
2 Referenced to drive edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com