86 / 100 page
PRELIMINARY
PSoC®3: CY8C38 Family Data Sheet
Document Number: 001-11729 Rev. *I
Page 86 of 100
Figure 11-4. Synchronous Read Cycle Timing
Table 11-65. Synchronous Read Cycle Specifications
Parameter
Description
Conditions
Min
Typ
Max
Units
T
EMIF Clock period
30.3
-
-
ns
Tcp
EM_Clock Period
30.3
-
-
ns
Tceld
EM_Clock low to EM_CEn low
-
5
ns
Tcehd
EM_Clock high to EM_CEn high
T/2 - 2
-
-
ns
Taddrv
EM_Clock low to EM_Addr valid
-
-
5
ns
Taddriv
EM_Clock high to EM_Addr invalid
T/2 - 2
-
-
ns
Toeld
EM_Clock low to EM_OEn low
-
-
5
ns
Toehd
EM_Clock high to EM_OEn high
T+2
-
-
ns
Tds
Data valid before EM_Clock high
20
-
-
ns
Tdh
Data valid after EM_Clock high
2
-
-
ns
Tadscld
EM_clock low to EM_ADSCn low
-
-
5
ns
Tadschd
EM_clock high to EM_ADSCn high
T/2 - 2
-
-
ns
Address
Tcp
Tceld
Taddrv
Tcehd
Taddriv
Toehd
Toeld
Tds
Tadscld
Tadschd
Data
Tdh
EM_ Clock
EM_ CEn
EM_ Addr
EM_ OEn
EM_ Data
EM_ ADSCn
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
