R8CSLASH20 datasheet(192/501 Pages) RENESAS

192 / 501 page

R8C/20 Group, R8C/21 Group

14. Timers

Rev.2.00 Aug 27, 2008

Page 176 of 458

REJ09B0250-0200

Figure 14.38

Registers TRDCR0 to TRDCR1 in Input Capture Function

Timer RD Control Register i (i = 0 or 1)

Symbol

Address

After Reset

TRDCR0

TRDCR1

0140h

0150h

00h

Bit Symbol

Bit Name

Function

NOTES:

TCK1

TCK0

CCLR2

CCLR1

Count source selection bit

b2 b1 b0

0 0 0 : f1

0 0 1 : f2

0 1 0 : f4

0 1 1 : f8

1 0 0 : f32

1 0 1 : TRDCLK input(1)

1 1 0 : fOCO40M

1 1 1 : Do not set

External clock edge selection

bit(2)

b4 b3

0 0 : Count at the rising edge

0 1 : Count at the falling edge

1 0 : Count at both edges

1 1 : Do not set

b7 b6 b5 b4 b3 b2

CKEG0

b1 b0

TCK2

This bit is enabled w hen the SYNC bit in the TRDMR register is set to 1 (TRD0 and TRD1 registers operate

synchronously).

This bit is enabled w hen the TCK2 to TCK0 bits are set to 101b (TRDCLK input) and the STCLK bit in the TRDFCR

CKEG1

CCLR0

b7 b6 b5

0 0 0 : Disable clear (free-running

operation)

0 0 1 : Clear by the input capture in the

TRDGRAi register

0 1 0 : Clear by the input capture in the

TRDGRBi register

0 1 1 : Synchronous clear (clear

simultaneously w ith other

channel counter)(3)

1 0 0 : Do not set

1 0 1 : Clear by the input capture in the

TRDGRCi register

1 1 0 : Clear by the input capture in the

TRDGRDi register

1 1 1 : Do not set

TRDi counter clear selection bit

This bit is enabled w hen the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

R8C/20 Datasheet(PDF) 192 Page - Renesas Technology Corp

R8C/20 Datasheet(HTML) 192 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL