Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R8C/20 Datasheet(PDF) 366 Page - Renesas Technology Corp

Part # R8C/20
Description  MCU R8C FAMILY / R8C/2x SERIES
PDF  501 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C/20 Datasheet(HTML) 366 Page - Renesas Technology Corp

Back Button R8C/20 Datasheet HTML 362Page - Renesas Technology Corp R8C/20 Datasheet HTML 363Page - Renesas Technology Corp R8C/20 Datasheet HTML 364Page - Renesas Technology Corp R8C/20 Datasheet HTML 365Page - Renesas Technology Corp R8C/20 Datasheet HTML 366Page - Renesas Technology Corp R8C/20 Datasheet HTML 367Page - Renesas Technology Corp R8C/20 Datasheet HTML 368Page - Renesas Technology Corp R8C/20 Datasheet HTML 369Page - Renesas Technology Corp R8C/20 Datasheet HTML 370Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 366 / 501 page
background image
R8C/20 Group, R8C/21 Group
17. Hardware LIN
Rev.2.00 Aug 27, 2008
Page 350 of 458
REJ09B0250-0200
Figure 17.5
Example of Header Field Transmission Flowchart (1)
Timer RA Set to timer mode
TMOD0 to 2 bits in TRAMR register
← 000b
Timer RA Set the pulse output level from low to start
TEDGSEL bit in TRAIOC register
← 1
Timer RA Set the INT1/TRAIO pin to P1_5
TIOSEL bit in TRAIOC register
← 1
Timer RA Set the count source (f1, f2, f8, fOCO)
TCK0 to 2 bits in TRAMR register
Timer RA Set the Synch Break width
TRAPRE register
TRA register
Hardware LIN Set to master mode
MST bit in LINCR register
← 1
Hardware LIN Set the LIN operation to start
LINE bit in LINCR register
← 1
Hardware LIN Set the register to enable interrupts
(Bus collision detection, Synch Break detection,
Synch Field measurement)
BCIE, SBIE, SFIE bits in LINCR register
Hardware LIN Clear the status flags
(Bus collision detection, Synch Break detection,
Synch Field measurement)
B2CLR, B1CLR, B0CLR bits in LINST register
← 1
Set the count source and the
TRA and TRAPRE registers
as suitable for the Synch
Break period.
During master mode, the
Synch Field measurement-
completed interrupt cannot be
used.
A
Set the TIOSEL bit in the
TRAIOC register to 1 in the
hardware LIN function.
UART0
Set to transmit/receive mode
(Transfer data length: 8 bits, Internal clock, 1 stop bit,
Parity disabled)
U0MR register
UART0
UART0 Set the BRG count source (f1, f8, f32)
U0C0CLK0 to 1 bit
UART0
UART0 Set the bit rate
U0BRG register
Hardware LIN Set the LIN operation to stop
LINE bit in LINCR register
← 0
Set the BRG count source
and U0BRG register as
appropriate for the bit rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com