Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LAN9500AI Datasheet(PDF) 95 Page - Microchip Technology

Part # LAN9500AI
Description  LAN950x USB 2.0 to 10/100 Ethernet Controller
PDF  213 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9500AI Datasheet(HTML) 95 Page - Microchip Technology

Back Button LAN9500AI Datasheet HTML 91Page - Microchip Technology LAN9500AI Datasheet HTML 92Page - Microchip Technology LAN9500AI Datasheet HTML 93Page - Microchip Technology LAN9500AI Datasheet HTML 94Page - Microchip Technology LAN9500AI Datasheet HTML 95Page - Microchip Technology LAN9500AI Datasheet HTML 96Page - Microchip Technology LAN9500AI Datasheet HTML 97Page - Microchip Technology LAN9500AI Datasheet HTML 98Page - Microchip Technology LAN9500AI Datasheet HTML 99Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 213 page
background image
 2010 - 2015 Microchip Technology Inc.
DS00001875A-page 95
LAN950x
The Flag Attributes Register (FLAG_ATTR) provides the mechanism to initialize components of the Configuration Flags
and GPIO PME Flags that are stand-alone and not part of any other System Control and Status Register. During
EEPROM operation, the analogous fields in this register are read by the hardware from the EEPROM and are not avail-
able to the software for read-back or modification.
Note 1: The software device driver must initialize these registers prior to initializing the Descriptor RAM.
2: The bmAttributes field of the HS and FS descriptors in descriptor RAM (if present) must be consistent with
the contents of the Flag Attributes Register (FLAG_ATTR).
5.8.3
DESCRIPTOR RAM INITIALIZATION
The Descriptor RAM contents are initialized using the Data Port registers. The Data Port registers are used to select the
Descriptor RAM and write the descriptor elements into it. The Descriptor RAM is 512 bytes in length. Every descriptor
written into the Descriptor RAM must be DWORD aligned. The Attribute Registers discussed in Section 5.8.2 must be
written with the length of the descriptors written into the Descriptor RAM. If a descriptor is not used, hence not written
into Descriptor RAM, its length must be written as 0 into the associated Attribute Register.
Note 1: The Attribute Registers must be initialized before the Descriptor RAM.
2: Address 0 of the Descriptor RAM is always reserved for the Language ID descriptor, even if it will not be
supported.
The descriptors must be written in the following order, starting at address 0 of the RAM and observing the DWORD align-
ment rule:
• Language ID Descriptor
• Manufacturing String Descriptor (String Index 1)
• Product Name String Descriptor (String Index 2)
• Serial Number String Descriptor (String Index 3)
• Configuration String Descriptor (String Index 4)
• Interface String Descriptor (String Index 5)
• HS Device Descriptor
• HS Configuration Descriptor
• FS Device Descriptor
• FS Configuration Descriptor
An example of Descriptor RAM use is illustrated in Figure 5-28.
As in the case of descriptors specified in EEPROM, the following restrictions apply to descriptors written into Descriptor
RAM:
1.
For Device Descriptors, the only valid values for the length are 0 and 18. The descriptor size for the Device
Descriptors specified in the Descriptor RAM is a don't care and always overwritten by HW to 0x12 when trans-
mitting the descriptor to the host.
2.
The descriptor type for Device Descriptors specified in the Descriptor RAM is a don't care and is always overwrit-
ten by HW to 0x1 when transmitting the descriptor to the host.
3.
For the Configuration and Interface descriptor, the only valid values for the length are 0 and 18. The descriptor
size for the Device Descriptors specified in the Descriptor RAM is a don't care and always overwritten by HW to
0x12 when transmitting the descriptor to the host.
4.
The descriptor type for the configuration descriptors specified in the Descriptor RAM is a don't care and always
overwritten by HW to 0x2 when transmitting the descriptor to the host.
5.
If a string descriptor does not exist in the Descriptor RAM, the referencing descriptor must contain 00h for the
respective string index field.
6.
If all string descriptor lengths are zero than a Language ID will not be supported.
Note 1: The first entry in the Descriptor RAM is always reserved for the Language ID descriptor, even if it will not be
supported.
2: Descriptors specified having bcdUSB, bMaxPacketSize0, and bNumConfigurations fields defined with val-
ues other than 0200h, 40h, and 1, respectively, will result in unwanted behavior and untoward results.
The RAM Test Mode Enable (TESTEN) bit must be deasserted after programming the descriptor RAM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com