Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R5F5630ECDFB Datasheet(PDF) 148 Page - Renesas Technology Corp

Part # R5F5630ECDFB
Description  Renesas MCUs
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5630ECDFB Datasheet(HTML) 148 Page - Renesas Technology Corp

Back Button R5F5630ECDFB Datasheet HTML 144Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 145Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 146Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 147Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 148Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 149Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 150Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 151Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 152Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 165 page
background image
R01DS0060EJ0100 Rev.1.00
Page 148 of 168
Sep 13, 2011
RX630 Group
5. Electrical Characteristics
Note: • When A/D conversion is done during access to the external bus, the accuracy may degrade.
In this case, repeat conversion several times and calculate by software the average of the converted values, excluding the
maximum and minimum values.
Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states
is indicated.
Note 2. The value in parentheses indicates the sampling time.
Table 5.22
12-Bit A/D Conversion Characteristics
Conditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V
PCLK = 8 to 50 MHz
Ta = Topr
Item
Min.
Typ.
Max.
Unit
Test
Conditions
Resolution
12
12
12
Bit
Conversion
time*1
(Operation
at PCLK =
50 MHz)
AN0 to AN7
Permissible signal source impedance
(max.) = 1.0 k
Ω
1.0 (0.4)*2
—
—
µs
Sampling
in 20
states
Other channels
Permissible signal source impedance
(max.) = 1.0 k
Ω, AVCC
 3.0 V
2.0 (1.4)*2
—
—
µs
Sampling
in 70
states
Permissible signal source impedance
(max.) = 1.0 k
Ω, AVCC
 2.7 V
5.6 (5.0)*2
—
—
µs
Sampling
in 250
states
Analog input capacitance
—
—
30
pF
Offset error
—
±2.0
±7.5
LSB
Full-scale error
—
±2.0
±7.5
LSB
Quantization error
—
±0.5
—
LSB
Absolute accuracy
—
±2.5
±8.0
LSB
DNL differential nonlinearity error
—
±2.0
±4.0
LSB
INL integral nonlinearity error
—
±2.0
±4.0
LSB
Table 5.23
A/D Internal Reference Voltage Characteristics
Conditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V
PCLK = 8 to 50 MHz
Ta = Topr
Item
Min.
Typ.
Max.
Unit
Test
Conditions
A/D Internal reference voltage
1.45
1.50
1.55
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com