Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 590 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 590 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 586Page - Renesas Technology Corp HD6432138SW Datasheet HTML 587Page - Renesas Technology Corp HD6432138SW Datasheet HTML 588Page - Renesas Technology Corp HD6432138SW Datasheet HTML 589Page - Renesas Technology Corp HD6432138SW Datasheet HTML 590Page - Renesas Technology Corp HD6432138SW Datasheet HTML 591Page - Renesas Technology Corp HD6432138SW Datasheet HTML 592Page - Renesas Technology Corp HD6432138SW Datasheet HTML 593Page - Renesas Technology Corp HD6432138SW Datasheet HTML 594Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 590 / 1061 page
background image
Section 17 Host Interface [H8S/2138 Group]
Rev. 4.00 Jun 06, 2006 page 536 of 1004
REJ09B0301-0400
17.3
Operation
17.3.1
Host Interface Operation
The host interface is activated by setting the HI12E bit (bit 0) to 1 in SYSCR2 in single-chip
mode, establishing slave mode. Activation of the host interface (entry to slave mode) appropriates
the related I/O lines in port 3 (data), port 8 or 9 (control), and port 4 (host interrupt requests) for
interface use.
Table 17.5 shows HIF host interface channel selection and pin operation.
Table 17.5
Host Interface Channel Selection and Pin Operation
HI12E
CS2E
Operation
0
—
Host interface functions halted
1
0
Host interface channel 1 only operating
Operation of channel 2 halted
(No operation as
CS2 or ECS2 input. Pins P43, P81, and P90 operate as
I/O ports.)
1
Host interface channel 1 and 2 functions operating
For host read/write timing, see section 25.6.4, Timing of On-Chip Supporting Modules.
17.3.2
Control States
Table 17.6 indicates the slave operations carried out in response to host interface signals from the
host processor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com