Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R5F5630ECDFB Datasheet(PDF) 137 Page - Renesas Technology Corp

Part # R5F5630ECDFB
Description  Renesas MCUs
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5630ECDFB Datasheet(HTML) 137 Page - Renesas Technology Corp

Back Button R5F5630ECDFB Datasheet HTML 133Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 134Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 135Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 136Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 137Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 138Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 139Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 140Page - Renesas Technology Corp R5F5630ECDFB Datasheet HTML 141Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 165 page
background image
R01DS0060EJ0100 Rev.1.00
Page 137 of 168
Sep 13, 2011
RX630 Group
5. Electrical Characteristics
Note 1. When operation at 3.0 V or a lower voltage is needed, please contact a Renesas sales office.
Note 2. tPcyc: PCLK cycle
Table 5.16
Timing of On-Chip Peripheral Modules (2)
Conditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V*1, VREFH/VREFH0 = 3.0 V to AVCC0*1,
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V,
PCLK = 8 to 50 MHz,
Ta = Topr
High drive output is selected by the drive capacity control register.
Item
Symbol
Min.
Max.
Unit*2
Test Conditions
RSPI
RSPCK clock cycle
Master
tSPcyc
2
4096
tPcyc
Figure 5.32
Slave
8
4096
RSPCK clock high pulse
width
Master
tSPCKWH (tSPcyc – tSPCKR
– tSPCKF) / 2 – 3
—ns
Slave
(tSPcyc – tSPCKR
– tSPCKF) / 2
—
RSPCK clock low pulse
width
Master
tSPCKWL
(tSPcyc – tSPCKR
– tSPCKF) / 2 – 3
—ns
Slave
(tSPcyc – tSPCKR
– tSPCKF) / 2
—
RSPCK clock rise/fall time
Output
tSPCKr,
tSPCKf
—5
ns
Input
—
1
μs
Data input setup time
Master
VCC
 3.0 V t
SU
15
—
ns
Figure 5.33 to
Figure 5.36
VCC < 3.0 V
20
—
Slave
20 – 2 × tPcyc
—
Data input hold time
Master
tH
0—
ns
Slave
20 + 2 × tPcyc
—
SSL setup time
Master
tLEAD
18
tSPcyc
Slave
4
—
tPcyc
SSL hold time
Master
tLAG
18
tSPcyc
Slave
4
—
tPcyc
Data output delay time
Master
tOD
—18
ns
Slave
—
3 × tPcyc + 40
Data output hold time
Master
tOH
0—
ns
Slave
0
—
Successive transmission
delay time
Master
tTD
tSPcyc + 2 × tPcyc
8 × tSPcyc
+ 2 × tPcyc
ns
Slave
4 × tPcyc
—
MOSI and MISO rise/
fall time
Output
tDr, tDf
—5
ns
Input
—
1
μs
SSL rise/fall time
Output
tSSLr,
tSSLf
—5
ns
Input
—
1
μs
Slave access time
tSA
—4
tPcyc
Figure 5.35 and
Figure 5.36
Slave output release time
tREL
—3
tPcyc



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com