EM351-RTR datasheet(93/240 Pages) ETC2

93 / 240 page

EM351 / EM357

8-22

120-035X-000D

Preliminary

Character transmitted (0 to 1 transition of SC_TWITXFIN)

Character received (0 to 1 transition of SC_TWIRXFIN)

Received and lost character while receive FIFO was full (receive overrun error)

Transmitted character while transmit FIFO was empty (transmit underrun error)

To enable CPU interrupts, set the desired interrupt bits in the second-level INT_SCxCFG register, and enable

the top-level SCx interrupt in the NVIC by writing the INT_SCx bit in the INT_CFGSET register.

8.5.5

Registers

Refer to Registers (in the SPI Master Mode section) for a description of the SCx_DATA, SCx_RATELIN, and

SCx_RATEEXP registers.

SCx_TWISTAT

SC1_TWISTAT

TWI Status Register

Address: 0x4000C844 Reset: 0x0

SC2_TWISTAT

TWI Status Register

Address: 0x4000C044 Reset: 0x0

SC_TWICMDFIN

SC_TWIRXFIN

SC_TWITXFIN

SC_TWIRXNAK

Bitname

Bitfield

Access

Description

SC_TWICMDFIN

[3]

This bit is set when a START or STOP command completes. It clears on the next TWI bus

activity.

SC_TWIRXFIN

[2]

This bit is set when a byte is received. It clears on the next TWI bus activity.

SC_TWITXFIN

[1]

This bit is set when a byte is transmitted. It clears on the next TWI bus activity.

SC_TWIRXNAK

[0]

This bit is set when a NACK is received from the slave. It clears on the next TWI bus

activity.

EM351-RTR Datasheet(PDF) 93 Page - List of Unclassifed Manufacturers

EM351-RTR Datasheet(HTML) 93 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL