| Electronic Components Datasheet Search |
|
R8C/13 Datasheet(PDF) 140 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/13 Datasheet(HTML) 140 Page - Renesas Technology Corp |
|
140 / 224 page ![]() Rev.1.20 Jan 27, 2006 page 129 of 205 REJ09B0111-0120 R8C/13 Group AD control register 0 Symbol Address After reset ADCON0 00D616 00000XXX2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit2 (Note 4) CH0 Bit symbol Bit name Function CH1 CH2 AD operation mode select bit(2) 0 : One-shot mode MD ADST A/D conversion start flag 0 : A/D conversion disabled 1 : A/D conversion started Frequency select bit 0(3) 0 : fAD/4 is selected 1 : fAD/2 is selected CKS0 RW NOTES: 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result is indeterminate. 2. When changing A/D operation mode, set analog input pin again. 3. This bit is valid when the CKS1 bit in the ADCON1 register is set to “0”. 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows: 0 RW RW RW RW RW RW RW RW Set to “0” Reserved bit (b5) 0 AD control register 1 Symbol Address After reset ADCON1 00D716 0016 Bit name Function Bit symbol b7 b6 b5 b4 b3 b2 b1 b0 NOTES: 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate. 2. The φAD frequency must be 10MHz or less. 3. If the VCUT bit is reset from “0” (Vref unconnected) to “1” (Vref connected), wait for 1 µs or more before starting A/D conversion. BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT Vref connect bit(3) 1 : Vref connected Frequency select bit 1(2) CKS1 0 0 0 0 0 Set to “0” Reserved bit (b2-b0) RW RW RW RW RW RW Set to “0” Reserved bit (b6-b7) 1 0 : CKS0 bit in ADCON0 register is valid 1 : fAD is selected CH2 to CH0ADGSEL0=0ADGSEL0=1 0002 0012 0102 0112 1002 1012 1102 1112 AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN9 AN10 AN11 Avoid these settings 0: Port P0 group selected (AN0 to AN7) 1: Port P1 group selected (AN8 to AN11) AD input group select bit(4) ADGSEL0 (1) (1) Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode 14. One-shot mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |