Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 584 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 584 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 580Page - Renesas Technology Corp HD6432138SW Datasheet HTML 581Page - Renesas Technology Corp HD6432138SW Datasheet HTML 582Page - Renesas Technology Corp HD6432138SW Datasheet HTML 583Page - Renesas Technology Corp HD6432138SW Datasheet HTML 584Page - Renesas Technology Corp HD6432138SW Datasheet HTML 585Page - Renesas Technology Corp HD6432138SW Datasheet HTML 586Page - Renesas Technology Corp HD6432138SW Datasheet HTML 587Page - Renesas Technology Corp HD6432138SW Datasheet HTML 588Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 584 / 1061 page
background image
Section 17 Host Interface [H8S/2138 Group]
Rev. 4.00 Jun 06, 2006 page 530 of 1004
REJ09B0301-0400
Bit 0—Fast Gate A20 Enable (FGA20E): Enables or disables the fast A20 gate function. When
the fast A20 gate is disabled, a regular-speed A20 gate signal can be implemented by using
firmware to manipulate the P81 output.
Bit 0
FGA20E
Description
0
Fast A20 gate function is disabled
(Initial value)
1
Fast A20 gate function is enabled
17.2.4
Input Data Register 1 (IDR1)
Bit
Initial value
Slave Read/Write
Host Read/Write
7
IDR7
—
R
W
6
IDR6
—
R
W
5
IDR5
—
R
W
4
IDR4
—
R
W
3
IDR3
—
R
W
0
IDR0
—
R
W
2
IDR2
—
R
W
1
IDR1
—
R
W
IDR1 is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the
host processor. When
CS1 is low, information on the host data bus is written into IDR1 at the
rising edge of
IOW. The HA0 state is also latched into the C/D bit in STR1 to indicate whether the
written information is a command or data.
The initial values of IDR1 after a reset and in standby mode are undetermined.
17.2.5
Output Data Register 1 (ODR1)
Bit
Initial value
Slave Read/Write
Host Read/Write
7
ODR7
—
R/W
R
6
ODR6
—
R/W
R
5
ODR5
—
R/W
R
4
ODR4
—
R/W
R
3
ODR3
—
R/W
R
0
ODR0
—
R/W
R
2
ODR2
—
R/W
R
1
ODR1
—
R/W
R
ODR1 is an 8-bit readable/writable register to the slave processor, and an 8-bit read-only register
to the host processor. The ODR1 contents are output on the host data bus when HA0 is low,
CS1
is low, and
IOR is low.
The initial values of ODR1 after a reset and in standby mode are undetermined.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com