Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 581 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 581 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 577Page - Renesas Technology Corp HD6432138SW Datasheet HTML 578Page - Renesas Technology Corp HD6432138SW Datasheet HTML 579Page - Renesas Technology Corp HD6432138SW Datasheet HTML 580Page - Renesas Technology Corp HD6432138SW Datasheet HTML 581Page - Renesas Technology Corp HD6432138SW Datasheet HTML 582Page - Renesas Technology Corp HD6432138SW Datasheet HTML 583Page - Renesas Technology Corp HD6432138SW Datasheet HTML 584Page - Renesas Technology Corp HD6432138SW Datasheet HTML 585Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 581 / 1061 page
background image
Section 17 Host Interface [H8S/2138 Group]
Rev. 4.00 Jun 06, 2006 page 527 of 1004
REJ09B0301-0400
17.2
Register Descriptions
17.2.1
System Control Register (SYSCR)
Bit
Initial value
Read/Write
7
CS2E
0
R/W
6
IOSE
0
R/W
5
INTM1
0
R
4
INTM0
0
R/W
3
XRST
1
R
0
RAME
1
R/W
2
NMIEG
0
R/W
1
HIE
0
R/W
SYSCR is an 8-bit readable/writable register which controls H8S/2138 Group chip operations. Of
the host interface registers, HICR, IDR1, ODR1, STR1, IDR2, ODR2, and STR2 can only be
accessed when the HIE bit is set to 1. The host interface
CS2 and ECS2 pins are controlled by the
CS2E bit in SYSCR and the FGA20E bit in HICR. See section 3.2.2, System Control Register
(SYSCR), and section 5.2.1, System Control Register (SYSCR), for information on other SYSCR
bits. SYSCR is initialized to H'09 by a reset and in hardware standby mode.
Bit 7—CS2 Enable Bit (CS2E): Used together with the FGA20E bit in HICR to select the pin
that performs the
CS2 function.
SYSCR
Bit 7
HICR
Bit 0
CS2E
FGA20E
Description
00
CS2 pin function halted (CS2 fixed high internally)
(Initial value)
1
10
CS2 pin function selected for P81/CS2 pin
1
CS2 pin function selected for P90/ECS2 pin
Bit 1—Host Interface Enable (HIE): Enables or disables CPU access to the host interface
registers. When enabled, the host interface registers (HICR, IDR1, ODR1, STR1, IDR2, ODR2,
and STR2) can be accessed.
Bit 1
HIE
Description
0
Host interface register (HICR, IDR1, ODR1, STR1, IDR2, ODR2, STR2), CPU
access is disabled
(Initial value)
1
Host interface register (HICR, IDR1, ODR1, STR1, IDR2, ODR2, STR2), CPU
access is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com