Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 579 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 579 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 575Page - Renesas Technology Corp HD6432138SW Datasheet HTML 576Page - Renesas Technology Corp HD6432138SW Datasheet HTML 577Page - Renesas Technology Corp HD6432138SW Datasheet HTML 578Page - Renesas Technology Corp HD6432138SW Datasheet HTML 579Page - Renesas Technology Corp HD6432138SW Datasheet HTML 580Page - Renesas Technology Corp HD6432138SW Datasheet HTML 581Page - Renesas Technology Corp HD6432138SW Datasheet HTML 582Page - Renesas Technology Corp HD6432138SW Datasheet HTML 583Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 579 / 1061 page
background image
Section 17 Host Interface [H8S/2138 Group]
Rev. 4.00 Jun 06, 2006 page 525 of 1004
REJ09B0301-0400
17.1.3
Input and Output Pins
Table 17.1 lists the input and output pins of the host interface module.
Table 17.1
Host Interface Input/Output Pins
Name
Abbreviation
Port
I/O
Function
I/O read
IOR
P93
Input
Host interface read signal
I/O write
IOW
P94
Input
Host interface write signal
Chip select 1
CS1
P95
Input
Host interface chip select signal for IDR1,
ODR1, STR1
Chip select 2*
CS2
P81
Input
Host interface chip select signal for IDR2,
ECS2
P90
ODR2, STR2
Command/data
HA0
P80
Input
Host interface address select signal.
In host read access, this signal selects the
status registers (STR1, STR2) or data
registers (ODR1, ODR2). In host write
access to the data registers (IDR1, IDR2),
this signal indicates whether the host is
writing a command or data.
Data bus
HDB7 to
HDB0
P37 to
P30
I/O
Host interface data bus
Host interrupt 1
HIRQ1
P44
Output
Interrupt output 1 to host
Host interrupt 11
HIRQ11
P43
Output
Interrupt output 11 to host
Host interrupt 12
HIRQ12
P45
Output
Interrupt output 12 to host
Gate A20
GA20
P81
Output
A20 gate control signal output
HIF shutdown
HIFSD
P82
Input
Host interface shutdown control signal
Note:
*
Selection of
CS2 or ECS2 is by means of the CS2E bit in SYSCR and the FGA20E bit
in HICR. Host interface channel 2 and the
CS2 pin can be used when CS2E = 1. When
CS2E = 1,
CS2 is used when FGA20E =0, and ECS2 is used when FGA20E = 1. In this
manual, both are referred to as
CS2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com