Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CC1000-RTR2 Datasheet(PDF) 6 Page - Texas Instruments

Part # CC1000-RTR2
Description  Single Chip Very Low Power RF Transceiver
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CC1000-RTR2 Datasheet(HTML) 6 Page - Texas Instruments

Back Button CC1000-RTR2 Datasheet HTML 2Page - Texas Instruments CC1000-RTR2 Datasheet HTML 3Page - Texas Instruments CC1000-RTR2 Datasheet HTML 4Page - Texas Instruments CC1000-RTR2 Datasheet HTML 5Page - Texas Instruments CC1000-RTR2 Datasheet HTML 6Page - Texas Instruments CC1000-RTR2 Datasheet HTML 7Page - Texas Instruments CC1000-RTR2 Datasheet HTML 8Page - Texas Instruments CC1000-RTR2 Datasheet HTML 9Page - Texas Instruments CC1000-RTR2 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 55 page
background image
CC1000
SWRS048A
Page 6 of 55
Parameter
Min.
Typ.
Max.
Unit
Condition / Note
Frequency Synthesiser
Section
Crystal Oscillator Frequency
3
16
MHz
Crystal frequency can be 3-4, 6-8
or 9-16 MHz. Recommended
frequencies are 3.6864, 7.3728,
11.0592 and 14.7456. See page
35 for details.
Crystal frequency accuracy
requirement
± 50
± 25
ppm
433 MHz
868 MHz
The crystal frequency accuracy
and drift (ageing and
temperature dependency) will
determine the frequency accuracy
of the transmitted signal.
Crystal operation
Parallel
C171 and C181 are loading
capacitors, see page 35
Crystal load capacitance
12
12
12
22
16
16
30
30
16
pF
pF
pF
3-4 MHz, 22 pF recommended
6-8 MHz, 16 pF recommended
9-16 MHz, 16 pF recommended
Crystal oscillator start-up time
5
1.5
2
ms
ms
ms
3.6864 MHz, 16 pF load
7.3728 MHz, 16 pF load
16 MHz, 16 pF load
Output signal phase noise
-85
dBc/Hz
At 100 kHz offset from carrier
PLL lock time (RX / TX turn time)
200
µs
Up to 1 MHz frequency step
PLL turn-on time, crystal oscillator
on in power down mode
250
µs
Crystal oscillator running
Digital Inputs/Outputs
Logic “0” input voltage
0
0.3*VDD
V
Logic ”1” input voltage
0.7*VDD
VDD
V
Logic “0” output voltage
0
0.4
V
Output current -2.5 mA,
3.0 V supply voltage
Logic “1” output voltage
2.5
VDD
V
Output current 2.5 mA,
3.0 V supply voltage
Logic “0” input current
NA
-1
µA
Input signal equals GND
Logic “1” input current
NA
1
µA
Input signal equals VDD
DIO setup time
20
ns
TX mode, minimum time DIO
must be ready before the positive
edge of DCLK
DIO hold time
10
ns
TX mode, minimum time DIO
must be held after the positive
edge of DCLK
Serial interface (PCLK, PDATA and
PALE) timing specification
See Table 2 page 14
Current Consumption
Power Down mode
0.2
1
µA
Oscillator core off



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com