| Electronic Components Datasheet Search |
|
M37207M8-059SP Datasheet(PDF) 106 Page - Mitsubishi Electric Semiconductor |
|
|
|||||||||||||||||||||||||||||
M37207M8-059SP Datasheet(HTML) 106 Page - Mitsubishi Electric Semiconductor |
|
106 / 121 page ![]() 106 MITSUBISHI MICROCOMPUTERS M37207MF-XXXSP/FP, M37207M8-XXXSP M37207EFSP/FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER and ON-SCREEN DISPLAY CONTROLLER Serial I/O Mode Register I2C Clock Control Register Address 00DD16 Address 00DE16 b7 b6 b5 b4 b3 b2 b1 b0 I2C clock control register (S2 : address 00DD16) I2C Clock Control Register 0 to 4 SCL frequency control bits (CCR0 to CCR4) 7 5 6 SCL mode specification bit (FAST MODE) 0 : Standard clock mode 1 : High-speed clock mode 0 Standard clock mode B Name Functions After reset RW 0 0 0 ACK bit (ACK BIT) ACK clock bit (ACK) 0 : ACK is returned. 1 : ACK is not returned. 0 : No ACK clock 1 : ACK clock High speed clock mode Setup disabled Setup disabled 00 to 02 Setup disabled 333 03 Setup disabled 250 04 100 400 (See note) 05 83.3 166 06 500/CCR value 1000/CCR value 17.2 34.5 1D 16.6 33.3 1E 16.1 32.3 1F (at φ = 4 MHz, unit : kHz) Note: At 400 kHz in the high-speed clock mode, the duty is as below . “0” period : “1” period = 3 : 2 In the other cases, the duty is as below. “0” period : “1” period = 1 : 1 Setup value of CCR4–CCR0 RW RW RW RW b7 b6 b5 b4 b3 b2 b1 b0 Serial I/O mode register (SM) [Address 00DE16] B Name Functions After reset RW Serial I/O Mode Register 0, 1 Internal synchronous clock selection bits (SM0, SM1) (See note 1) b1 b0 0 0: f(XIN)/4 or f(XCIN)/4 0 1: f(XIN)/16 or f(XCIN)/16 1 0: f(XIN)/32 or f(XCIN)/32 1 1: f(XIN)/64 or f(XCIN)/64 2 Synchronous clock selection bit (SM2) 3, 7 Ports P40, P41 function selection bits (SM3, SM7) P40/SOUT2/ SDA3/XCIN P40 SOUT2 SDA3 0: External clock 1: Internal clock 0 0 0 RW RW RW 4, 6 Ports P42, P43 function selection bits (SM4, SM6) 5 Transfer direction selection bit (SM5) 0: LSB first 1: MSB first 0R W P41/SCLK2/ SCL3/XCOUT P41 SCLK2 SCL3 b7 ! 0 1 b3 0 1 P42/SIN2/ SDA2/AD8 P42 SDA2 P42 SDA2 0R W P43/SRDY2/ SCL2/AD7 P43 SRDY2 SDA2 b6 0 1 0 1 b4 0 1 Notes 1: Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register. 2: When using ports P4 0–P43 as serial I/O pins, set bit 1 of the serial control register to “1.” (See note 2) (See note 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |