AM7968-125JC datasheet(63/127 Pages) AMD

63 / 127 page

AMD

TAXIchip Integrated Circuits Technical Manual

4.0 CLOCK GENERATION AND DISTRIBUTION

The serial baud rate for the Am7968 Transmitter is derived from a byte rate frequency

source. The TAXI Receiver must run at the same frequency as the TAXI Transmitter.

The relationship between serial baud rate and data byte rate depends on the width of

the transmitted data. For 8-bit data, the byte rate is multiplied by 10 to obtain the serial

clock rate. Since the maximum operating frequency is 125 MHz and the minimum

frequency is 40 MHz, the byte rate frequency range for 8-bit data is between 4.0 and

12.5 MHz. The multipliers for 9 and 10 bit data widths are 11 and 12 respectively. The

following table summarizes the byte rate frequency ranges for each data width selected.

Am7968/Am7969-125

Data Width

PLL Multiplier

Byte Rate

4.00 – 12.50 MHz

3.64 – 11.36 MHz

3.33 – 10.42 MHz

Am7968/Am7969-175

Data Width

PLL Multiplier

Byte Rate

12.5 –17.5 MHz

11.37 – 15.90 MHz

10.42 – 14.58 MHz

The source of byte rate frequency can be either from the built-in crystal oscillator or from

a TTL clock signal. The maximum allowable mismatch between Transmitter and

Receiver frequency sources is

±0.1%. This tolerance is derived from the PLL architec-

ture in the TAXI Receiver, and from considerations of crystal accuracy. More information

on crystal specifications and available distributors can be found in Appendix C, TAXI TIP

#89-05,

TAXIchip set crystal specification.

When there is no incoming data, the Receiver PLL has no serial data stream to track.

This situation can arise if the Transmitter has not been powered up, or if the transmis-

sion medium is disconnected. In this case the VCO will drift to a frequency determined

by internal component tolerances. When data appears at the Receiver serial input, the

loop must acquire lock from this resting frequency. The worst case frequency offset and

the capture range of the PLL are designed to allow frequency mis-matching between

Transmitter and Receiver of

±0.1%, since this accuracy is achievable with inexpensive

available crystals.

4.1 TAXI Transmitter Clock Connections

The byte rate frequency source drives a multiplying PLL to create an internal bit rate

clock which is used for timing all internal logic. The X1 and X2 pins are used to input the

byte rate frequency source to the Transmitter. Their exact usage will vary, depending on

type of frequency source (crystal or external TTL) and mode of TAXI Transmitter

operation (Local or Test).

AM7968-125JC Datasheet(PDF) 63 Page - Advanced Micro Devices

AM7968-125JC Datasheet(HTML) 63 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL