Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AM7968-125JC Datasheet(PDF) 40 Page - Advanced Micro Devices

Part # AM7968-125JC
Description  TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM7968-125JC Datasheet(HTML) 40 Page - Advanced Micro Devices

Back Button AM7968-125JC Datasheet HTML 36Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 37Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 38Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 39Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 40Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 41Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 42Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 43Page - Advanced Micro Devices AM7968-125JC Datasheet HTML 44Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 127 page
background image
AMD
36
Am7968/Am7969-125 Military
SWITCHING CHARACTERISTICS over operating range unless otherwise specified
(Note 20) (for CPL Products Group A, Subgroups 9, 10, and 11 are tested unless other-
wise noted)
Am7968-125 Military TAXIchip Transmitter (Notes 10, 13, 22)
Parameter
No.
Symbol
Parameter Description
Test Conditions
Min
Max
Units
Bus Interface Signals: DI0–DI7, DI8/CI3, DI9/CI2, CI0–CI1, STRB, ACK, CLK
1tP
CLK Period
8 n
25 n
ns
2tPW
CLK Pulse Width HIGH
25
ns
3tPW
CLK Pulse Width LOW
25
ns
4tPW
STRB Pulse Width HIGH (Note 7)
20
ns
5tPW
STRB Pulse Width LOW
20
ns
6tBB
Internal Byte Boundary to CLK
25
ns
(Note 11)
9tS
Data–STRB Setup Time
10
ns
10
tH
Data–STRB Hold Time
15
ns
11
tH
ACK
↑ to STRB↓ Hold (Note 8)
TTL Output Load
0
ns
12
tH
ACK
↓ to STRB↑ Hold
TTL Output Load
0
ns
13
tPD
STRB
↑ to ACK↑ (Note 18)
TTL Output Load
45
ns
14
tPD
STRB
↓ to ACK↓
TTL Output Load
25
ns
15
tPD
CLK
↓ to ACK↑ (Note 18)
TTL Output Load
ns
Miscellaneous Signals: X1 (Note 15)
29
tPW
X1 Pulse Width HIGH (Note 12)
TTL Output Load on CLK
35
ns
30
tPW
X1 Pulse Width LOW (Note 12)
TTL Output Load on CLK
35
ns
32
tPD
X1
↑ to CLK↑
TTL Load
32
ns
33
tPD
X1
↓ to CLK↓
TTL Load
32
ns
3t1
n + 43
–9t1
8n +3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com