MPC8314EVRADDA datasheet(19/101 Pages) FREESCALE

19 / 101 page

MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

DDR and DDR2 SDRAM

This figure shows the DDR SDRAM input AC timing for the tolerated MDQS to MDQ skew (tDISKEW)

Figure 5. Timing Diagram for tDISKEW

7.2.2

DDR and DDR2 SDRAM Output AC Timing Specifications

Controller Skew for MDQS—MDQ

266 MHz

200 MHz

tCISKEW

–750

–1250

750

1250

1, 2

Note:

1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit to

be captured with MDQS[n]. This should be subtracted from the total timing budget.

2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be

determined by the following equation: tDISKEW =+/–(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the

absolute value of tCISKEW.

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions

Parameter

Symbol 1

Min

Max

Unit

Note

MCK[n] cycle time at MCK[n]/MCK[n] crossing

tMCK

7.5

ADDR/CMD output setup with respect to MCK

266 MHz

200 MHz

tDDKHAS

2.9

3.5

—

ADDR/CMD output hold with respect to MCK

266 MHz

200 MHz

tDDKHAX

3.15

4.20

—

MCS[n] output setup with respect to MCK

266 MHz

200 MHz

tDDKHCS

3.15

4.20

—

Table 19. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of (2.5V ± 200 mV)

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8314EVRADDA Datasheet(PDF) 19 Page - Freescale Semiconductor, Inc

MPC8314EVRADDA Datasheet(HTML) 19 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL