MPC8314EVRADDA datasheet(18/101 Pages) FREESCALE

18 / 101 page

MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

DDR and DDR2 SDRAM

7.2

DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

7.2.1

DDR and DDR2 SDRAM Input AC Timing Specifications

This table lists the input AC timing specifications for the DDR2 SDRAM (GVDD(typ) = 1.8 V).

This table lists the input AC timing specifications for the DDR SDRAM when GVDD(typ)=2.5 V.

The following two tables list the input AC timing specifications for the DDR SDRAM interface.

Note:

1. The voltage regulator for MVREF must be able to supply up to 500 A current.

Table 16. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

At recommended operating conditions with GVDD of 1.8V ± 100 mV

Parameter

Symbol

Min

Max

Unit

Note

AC input low voltage

VIL

—

MVREF – 0.45

—

AC input high voltage

VIH

MVREF + 0.45

—

Table 17. DDR SDRAM Input AC Timing Specifications for 2.5 V Interface

At recommended operating conditions with GVDD of 2.5V ± 200 mV

Parameter

Symbol

Min

Max

Unit

Note

AC input low voltage

VIL

—

MVREF – 0.51

AC input high voltage

VIH

MVREF + 0.51

—

Table 18. DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of (1.8 V± 100 mV)

Parameter

Symbol

Min

Max

Unit

Note

Controller Skew for MDQS—MDQ

266 MHz

200 MHz

tCISKEW

–875

–1250

875

1250

1, 2, 3

Note:

1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit to

be captured with MDQS[n]. This should be subtracted from the total timing budget.

2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW.This can be

determined by the following equation: tDISKEW =+/–(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is

the absolute value of tCISKEW.

3. Memory controller ODT value of 150

 is recommended.

Table 19. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GVDD of (2.5V ± 200 mV)

Parameter

Symbol

Min

Max

Unit

Note

Table 15. Current Draw Characteristics for MVREF

Parameter / Condition

Symbol

Min

Max

Unit

Note

MPC8314EVRADDA Datasheet(PDF) 18 Page - Freescale Semiconductor, Inc

MPC8314EVRADDA Datasheet(HTML) 18 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL