| Electronic Components Datasheet Search |
|
R5F5630ECDFB Datasheet(PDF) 130 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F5630ECDFB Datasheet(HTML) 130 Page - Renesas Technology Corp |
|
130 / 165 page ![]() R01DS0060EJ0100 Rev.1.00 Page 130 of 168 Sep 13, 2011 RX630 Group 5. Electrical Characteristics 5.4.4 Bus Timing Table 5.14 Bus Timing Conditions: VCC = AVCC0 = VCC_USB = 2.7 to 3.6 V, VREFH/VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, ICLK = 8 to 100 MHz, BCLK = 8 to 50 MHz, Ta = Topr Output load conditions: VOH = VCC × 0.5, VOL = VCC × 0.5, IOH = -1.0 mA, IOL = 1.0 mA, C = 30 pF High drive output is selected by the drive capacity control register. Item Symbol Min. Typ. Max. Unit Address delay time tAD — 20 ns Figure 5.17 to Figure 5.22 Byte control delay time tBCD —20 ns CS# delay time tCSD —20 ns ALE delay time tALED —20 ns RD# delay time tRSD —20 ns Read data setup time tRDS 10 — ns Read data hold time tRDH 0— ns WR# delay time tWRD —20 ns Write data delay time tWDD —20 ns Write data hold time tWDH 0— ns WAIT# setup time tWTS 15 — ns Figure 5.23 WAIT# hold time tWTH 0— ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |