Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

STFPC320 Datasheet(PDF) 23 Page - STMicroelectronics

Part # STFPC320
Description  Front panel controller/driver with standby power management and real-time clock
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STFPC320 Datasheet(HTML) 23 Page - STMicroelectronics

Back Button STFPC320 Datasheet HTML 19Page - STMicroelectronics STFPC320 Datasheet HTML 20Page - STMicroelectronics STFPC320 Datasheet HTML 21Page - STMicroelectronics STFPC320 Datasheet HTML 22Page - STMicroelectronics STFPC320 Datasheet HTML 23Page - STMicroelectronics STFPC320 Datasheet HTML 24Page - STMicroelectronics STFPC320 Datasheet HTML 25Page - STMicroelectronics STFPC320 Datasheet HTML 26Page - STMicroelectronics STFPC320 Datasheet HTML 27Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 78 page
background image
STFPC320
Real-time clock (RTC) operation
23/78
condition. The number of data bytes transferred between the start and stop conditions
is not limited. The information is transmitted byte-wide and each receiver acknowledges
with a ninth bit.
By definition a device that gives out a message is called “transmitter,” the receiving
device that gets the message is called “receiver.” The device that controls the message
is called “master.” The devices that are controlled by the master are called “slaves.”
●
Acknowledge: each byte of eight bits is followed by one Acknowledge Bit. This
Acknowledge Bit is a low level put on the bus by the receiver whereas the master
generates an extra acknowledge related clock pulse. A slave receiver which is
addressed is obliged to generate an acknowledge after the reception of each byte that
has been clocked out of the master transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge
clock pulse in such a way that the SDA line is a stable Low during the High period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In
this case the transmitter must leave the data line High to enable the master to generate
the STOP condition.
Figure 9.
Serial bus data transfer sequence
Figure 10.
Acknowledgement sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com