Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS25WP064A-RBLE Datasheet(PDF) 37 Page - Integrated Silicon Solution, Inc

Part # IS25WP064A-RBLE
Description  1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS25WP064A-RBLE Datasheet(HTML) 37 Page - Integrated Silicon Solution, Inc

Back Button IS25WP064A-RBLE Datasheet HTML 33Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 34Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 35Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 36Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 37Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 38Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 39Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 40Page - Integrated Silicon Solution, Inc IS25WP064A-RBLE Datasheet HTML 41Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 111 page
background image
IS25WP064A/032A
Integrated Silicon Solution, Inc.- www.issi.com
37
Rev. 00D
03/01/2016
8.6 FAST READ QUAD OUTPUT OPERATION (FRQO, 6Bh)
The FRQO instruction is used to read memory data on four output pins each at up to a 133 MHz clock.
The FRQO instruction code is followed by three address bytes (A23
– A0) and dummy cycles
(configurable, default is 8 clocks), transmitted via the IO0 line, with each bit latched-in during the rising
edge of SCK. Then the first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with
each group of four bits shifted out at a maximum frequency fCT, during the falling edge of SCK. The first
bit (MSB) is output on IO3, while simultaneously the second bit is output on IO2, the third bit is output on
IO1, etc.
The first byte addressed can be at any memory location. The address is automatically incremented after
each byte of data is shifted out. When the highest address is reached, the address counter will roll over
to the 000000h address, allowing the entire memory to be read with a single FRQO instruction. FRQO
instruction is terminated by driving CE# high (VIH).
If a FRQO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the
instruction is ignored and will not have any effects on the current cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com