Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC6953 Datasheet(PDF) 30 Page - Analog Devices

Part # LTC6953
Description  Ultralow Jitter, 4.5GHz Clock Distributor with 11 Outputs and JESD204B Support
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC6953 Datasheet(HTML) 30 Page - Analog Devices

Back Button LTC6953 Datasheet HTML 26Page - Analog Devices LTC6953 Datasheet HTML 27Page - Analog Devices LTC6953 Datasheet HTML 28Page - Analog Devices LTC6953 Datasheet HTML 29Page - Analog Devices LTC6953 Datasheet HTML 30Page - Analog Devices LTC6953 Datasheet HTML 31Page - Analog Devices LTC6953 Datasheet HTML 32Page - Analog Devices LTC6953 Datasheet HTML 33Page - Analog Devices LTC6953 Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 56 page
background image
LTC6953
30
Rev 0
For more information www.analog.com
Preliminary Technical Data
Advance Product Information Subject to Change
Rev PrA
APPLICATIONS INFORMATION
Figure 20. Common Input Interface Configurations. All ZO Signal Traces Are 50Ω Transmission Lines
INPUT BUFFER
The LTC6953’s input buffer, shown in Figure 1, has a fre-
quency range of DC to 4.5GHz. The buffer has a partial on-
chip differential input termination of 250Ω, allowing some
160Ω
160Ω
0.1µF
0.1µF
0.1µF
0.1µF
0.1µF
0.1µF
75Ω
30Ω
160Ω
160Ω
150Ω
150Ω
150Ω
150Ω
160Ω
0.1µF
0.1µF
62.5Ω
RSER
1µF
1µF
LTC6953
CML
AC-COUPLED DIFFERENTIAL CML
LTC6953
LVDS
AC-COUPLED DIFFERENTIAL LVDS
LTC6953
LVPECL
AC-COUPLED DIFFERENTIAL LVPECL
6953 F20
Z0
Z0
Z0
Z0
Z0
Z0
IN+
IN
LTC6953
RF CLOCK
GENERATOR
50Ω OUTPUT
Z0
AC-COUPLED SINGLE-ENDED INPUT
LTC6953
CML
DC-COUPLED DIFFERENTIAL CML*
IN
IN+
LTC6953
LVPECL
DC-COUPLED DIFFERENTIAL LVPECL*
Z0
Z0
Z0
Z0
* OUTPUT COMMON MODE LEVELS OF DC-COUPLED DRIVERS
MUST BE WITHIN THE MIN AND MAX IN± INPUT COMMON
MODE LEVELS SPECIFIED IN THE ELECTRICAL CHARACTERISTICS.
IN
IN+
IN
IN+
IN
IN+
IN
IN+
IN
IN+
LTC6953
CMOS
SINGLE-ENDED CMOS
Z0
RSER
VCMOS
3.3V
1.8V
100Ω
30Ω
+
+
+
+
+
flexibility for an external matching network if desired.
Figure 20 shows recommended interfaces for different
input signal types.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com