HD6432138SW datasheet(432/1061 Pages) RENESAS

432 / 1061 page

Section 14 Watchdog Timer (WDT)

Rev. 4.00 Jun 06, 2006 page 378 of 1004

REJ09B0301-0400

TCSR1 Bit 4—Prescaler Select (PSS): Selects the input clock source for TCNT in WDT1. For

details, see the description of the CKS2 to CKS0 bits below.

TCSR1

Bit 4

PSS

Description

TCNT counts

φ-based prescaler (PSM) divided clock pulses

(Initial value)

TCNT counts

φSUB-based prescaler (PSS) divided clock pulses

Bit 3—Reset or NMI (RST/

NMI

NMI): Specifies whether an internal reset or NMI interrupt is

requested on TCNT overflow in watchdog timer mode.

Bit 3

RST/

NMI

Description

An NMI interrupt is requested

(Initial value)

An internal reset is requested

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select an internal clock source,

obtained by dividing the system clock (

φ), or subclock (φSUB) for input to TCNT.

• WDT0 input clock selection

Bit 2

Bit 1

Bit 0

Description

CKS2

CKS1

CKS0

Clock

Overflow Period* (when

φφφφ = 20 MHz)

φ/2 (Initial value)

25.6 µs

φ/64

819.2 µs

φ/128

1.6 ms

φ/512

6.6 ms

φ/2048

26.2 ms

φ/8192

104.9 ms

φ/32768

419.4 ms

φ/131072

1.68 s

Note:

The overflow period is the time from when TCNT starts counting up from H'00 until

overflow occurs.

HD6432138SW Datasheet(PDF) 432 Page - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 432 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL