Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

BS640HD8V Datasheet(PDF) 60 Page - Advanced Micro Devices

Part # BS640HD8V
Description  128 or 64 Megabit (8 M or 4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

BS640HD8V Datasheet(HTML) 60 Page - Advanced Micro Devices

Back Button BS640HD8V Datasheet HTML 56Page - Advanced Micro Devices BS640HD8V Datasheet HTML 57Page - Advanced Micro Devices BS640HD8V Datasheet HTML 58Page - Advanced Micro Devices BS640HD8V Datasheet HTML 59Page - Advanced Micro Devices BS640HD8V Datasheet HTML 60Page - Advanced Micro Devices BS640HD8V Datasheet HTML 61Page - Advanced Micro Devices BS640HD8V Datasheet HTML 62Page - Advanced Micro Devices BS640HD8V Datasheet HTML 63Page - Advanced Micro Devices BS640HD8V Datasheet HTML 64Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 89 page
background image
58
Am29BDS128H/Am29BDS640H
27024B3 May 10, 2006
D A TA
SH EE T
AC CHARACTERISTICS
Notes:
1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two
cycles to seven cycles.
2. If any burst address occurs at a 64-word boundary, two additional clock cycle are inserted, and is indicated by RDY.
3. The device is in synchronous mode.
Figure 16.
CLK Synchronous Burst Mode Read (rising active CLK)
Notes:
1. Figure shows total number of wait states set to four cycles. The total number of wait states can be programmed from two
cycles to seven cycles. Clock is set for active falling edge.
2. If any burst address occurs at a 64-word boundary, two additional clock cycle are inserted, and is indicated by RDY.
3. The device is in synchronous mode.
Figure 17.
CLK Synchronous Burst Mode Read (Falling Active Clock)
Da
Da + 1
Da + n
OE#
Data
Addresses
Aa
AVD#
RDY
CLK
CE#f
tCES
tACS
tAVC
tAVD
tACH
tOE
tRACC
tOEZ
tCEZ
tIACC
tACC
tBDH
7 cycles for initial access shown.
Hi-Z
Hi-Z
Hi-Z
1
2
34
56
7
tRDYS
tBACC
tCR
Da
Da + 1
Da + n
OE#
Data
Addresses
Aa
AVD#
RDY
CLK
CE#
tCES
tACS
tAVC
tAVD
tACH
tOE
tOEZ
tCEZ
tIACC
tACC
tBDH
4 cycles for initial access shown.
tRACC
Hi-Z
Hi-Z
Hi-Z
12
3
4
5
tRDYS
tBACC
tCR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com