C2.5X6.3MM-RAD datasheet(6/38 Pages) SILABS

6 / 38 page

Si3226/7

Si3208/9

Preliminary Rev. 0.33

Table 4. AC Characteristics

(VDD = 3.13 to 3.47 V, TA = 0 to 70 °C for F-Grade, –40 to 85 °C for G-Grade)

Parameter

Test Condition

Min

Typ

Max

Unit

TX/RX Performance

Overload Level

2.5

—

VPK

Overload Compression

2-Wire – PCM

Figure 6

—

Single Frequency Distortion1

2-Wire – PCM or PCM – 2-Wire:

200Hz to 3.4kHz

——

–65

PCM – 2-Wire – PCM:

200 Hz – 3.4 kHz,

16-bit Linear mode

——

–65

Signal-to-(Noise + Distortion)

Ratio2

200Hz to 3.4kHz

D/A or A/D 8-bit

Active off-hook, and OHT, any ZT

Figure 5

—

Audio Tone Generator Signal-to-

Distortion Ratio2

0 dBm0, Active off-hook, and

OHT, any ZT

—

Intermodulation Distortion

—

–41

Gain Accuracy2

2-Wire to PCM or PCM to 2-Wire

1014 Hz, Any gain setting

VDD1 –VDD4 = 3.3 V ± 5%

–0.2

—

0.2

Attenuation Distortion vs. Freq.

0 dBm 0

See AN317

Group Delay vs. Frequency

Gain Tracking3

1014 Hz sine wave,

reference level –10 dBm

Signal level:

——

—

3 dB to –37 dB

—

0.25

–37 dB to –50 dB

—

0.5

–50 dB to –60 dB

—

1.0

Round-Trip Group Delay

1014 Hz, Within same time-slot

—

450

500

µs

Crosstalk between channels

TX or RX to TX

TX or RX to RX

0dBm0,

300Hz to 3.4kHz

—

–75

2-Wire Return Loss4

200Hz to 3.4kHz

—

Transhybrid Balance4

300Hz to 3.4kHz

—

Noise Performance

Idle Channel Noise5

C-Message weighted

—

dBrnC

Psophometric weighted

—

–80

–78

dBmP

PSRR from VDD1–VDD4

RX and TX, dc to 3.4 kHz

—

Notes:

1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should

be –10 dBm0. The output signal magnitude at any other frequency is smaller than the maximum value specified.

2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.

3. The quantization errors inherent in the µ/A-law companding process can generate slightly worse gain tracking

performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM

sampling rate.

4. VDD1–VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors; RL = 600 Ω, ZS =600 Ω synthesized using RS register

coefficients.

5. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.

C2.5X6.3MM-RAD Datasheet(PDF) 6 Page - Silicon Laboratories

C2.5X6.3MM-RAD Datasheet(HTML) 6 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL