TNETX3110 datasheet(53/65 Pages) TI1

53 / 65 page

TNETX3110

ThunderSWITCH

™ 8/3 ETHERNET™ SWITCH

WITH 8 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS

SPWS047A – MARCH 1998 – REVISED APRIL 1999

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

THxCLK

(input)

THxSYNC

(input)

THxCOL

THxCRS

THxLINK

THxRXD3–THxRXD0

THxRXDV

(inputs)

THxTXEN

THxTXD3–THxTXD0

THxRENEG

(outputs)

Figure 12. 10-Mbit/s Interface (Ports 00–07)

10-/100-Mbit/s MAC interface

Figures 14 and 15 show the timings at 100 Mbit/s and 10 Mbit/s for the 10-/100-Mbit/s port interfaces to the

TNETE2101 devices.

10-/100-Mbit/s receive ports (08, 09, and 10)

timing requirements (see Note 7 and Figure 13)†

NO.

MIN

MAX

UNIT

tc(MxxRCLK)

Cycle time, MxxRCLK

tw(MxxRCLKL)

Pulse duration, MxxRCLK low

tw(MxxRCLKH)

Pulse duration, MxxRCLK high

tsu(MxxRXD)

Setup time, MxxRXD3–MxxRXD0 valid before MxxRCLK

↑

tsu(MxxRXDV)

Setup time, MxxRXDV valid before MxxRCLK

↑

tsu(MxxRXER)

Setup time, MxxRXER valid before MxxRCLK

↑

th(MxxRXD)

Hold time, MxxRXD3–MxxRXD0 valid after MxxRCLK

↑

th(MxxRXDV)

Hold time, MxxRXDV valid after MxxRCLK

↑

th(MxxRXER)

Hold time, MxxRXER valid after MxxRCLK

↑

† xx = ports 08, 09, and 10

NOTE 7: Both MxxCRS and MxxCOL are driven asynchronously by the PHY. MxxRXD3–MxxRXD0 is driven by the PHY on the falling edge of

MxxRCLK. MxxRXD3–MxxRXD0 timing must be met during clock periods when MxxRXDV is asserted. MxxRXDV is asserted and

deasserted by the PHY on the falling edge of MxxRCLK. MxxRXER is driven by the PHY on the falling edge of MxxRCLK.

MxxRXD3–MxxRXD0

MxxRXDV

MxxRXER

(inputs)

MxxRCLK

(input)

Figure 13. 10-/100-Mbit/s Receive Ports

TNETX3110 Datasheet(PDF) 53 Page - Texas Instruments

TNETX3110 Datasheet(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL