Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MPC8343VRADDB Datasheet(PDF) 37 Page - Freescale Semiconductor, Inc

Part # MPC8343VRADDB
Description  MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8343VRADDB Datasheet(HTML) 37 Page - Freescale Semiconductor, Inc

Back Button MPC8343VRADDB Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8343VRADDB Datasheet HTML 41Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 79 page
background image
MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10
Freescale Semiconductor
37
JTAG
11.2
JTAG AC Timing Specifications
This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the
MPC8343EA. Table 37 provides the JTAG AC timing specifications as defined in Figure 23 through
Figure 26.
Output low voltage
VOL
IOL = 8.0 mA
—
0.5
V
Output low voltage
VOL
IOL = 3.2 mA
—
0.4
V
Table 37. JTAG AC Timing Specifications (Independent of CLKIN)1
At recommended operating conditions (see Table 2).
Parameter
Symbol2
Min
Max
Unit
Notes
JTAG external clock frequency of operation
fJTG
033.3
MHz
—
JTAG external clock cycle time
t JTG
30
—
ns
—
JTAG external clock pulse width measured at 1.4 V
tJTKHKL
15
—
ns
—
JTAG external clock rise and fall times
tJTGR, tJTGF
02
ns
—
TRST assert time
tTRST
25
—
ns
3
Input setup times:
Boundary-scan data
TMS, TDI
tJTDVKH
tJTIVKH
4
4
—
—
ns
4
Input hold times:
Boundary-scan data
TMS, TDI
tJTDXKH
tJTIXKH
10
10
—
—
ns
4
Valid times:
Boundary-scan data
TDO
tJTKLDV
tJTKLOV
2
2
11
11
ns
5
Output hold times:
Boundary-scan data
TDO
tJTKLDX
tJTKLOX
2
2
—
—
ns
5
Table 36. JTAG Interface DC Electrical Characteristics (continued)
Parameter
Symbol
Condition
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com