| Electronic Components Datasheet Search |
|
M24LR64-R_1004 Datasheet(PDF) 48 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M24LR64-R_1004 Datasheet(HTML) 48 Page - STMicroelectronics |
|
48 / 126 page ![]() Bit representation and coding M24LR64-R 48/126 Doc ID 15170 Rev 9 11.1.2 Low data rate A logic 0 starts with 32 pulses at 423.75 kHz (fC/32) followed by an unmodulated time of 75.52 µs as shown in Figure 27. Figure 27. Logic 0, low data rate For the Fast commands, a logic 0 starts with 16 pulses at 423.75 kHz (fC/32) followed by an unmodulated time of 37.76 µs as shown in Figure 28. Figure 28. Logic 0, low data rate x2 A logic 1 starts with an unmodulated time of 75.52 µs followed by 32 pulses at 423.75 kHz (fC/32) as shown in Figure 29. Figure 29. Logic 1, low data rate For the Fast commands, a logic 1 starts with an unmodulated time of 37.76 µs followed by 16 pulses at 423.75 kHz (fC/32) as shown in Figure 29. Figure 30. Logic 1, low data rate x2 151.04µs ai12068 75.52µs ai12069 151.04µs ai12070 75.52µs ai12071 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |