XIO2000AI datasheet(47/159 Pages) TAOS

47 / 159 page

Feature/Protocol Descriptions

April 2007 Revised October 2008

SCPS155C

Bridge

REQ

REQ0

REQ1

REQ2

Bridge

GNT

GNT0

GNT1

GNT2

Isoc Ref

Clock

Port Arb

Table

PCI Bus

000

111

000

222

Bridge

Device 1‡

Device 0

Device 2

Bridge

Device 1

Figure 3−5. PCI Bus Timing

3.6

Configuration Register Translation

PCI Express configuration register transactions received by the bridge are decoded based on the transaction’s

destination ID. These configuration transactions can be broken into three subcategories: type 0 transactions,

type 1 transactions that target the secondary bus, and type 1 transactions that target a downstream bus other

than the secondary bus.

PCI Express type 0 configuration register transactions always target the configuration space and are never

passed on to the secondary interface.

Type 1 configuration register transactions that target a device on the secondary bus are converted to type 0

configuration register transactions on the PCI bus. Figure 3−6 shows the address phase of a type 0

configuration transaction on the PCI bus as defined by the PCI specification.

IDSEL

Reserved

Function

Number

Figure 3−6. Type 0 Configuration Transaction Address Phase Encoding

XIO2000AI Datasheet(PDF) 47 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

XIO2000AI Datasheet(HTML) 47 Page - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL