| Electronic Components Datasheet Search |
|
HD6432138SW Datasheet(PDF) 562 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432138SW Datasheet(HTML) 562 Page - Renesas Technology Corp |
|
562 / 1061 page ![]() Section 16 I 2C Bus Interface [H8S/2138 Group Option] Rev. 4.00 Jun 06, 2006 page 508 of 1004 REJ09B0301-0400 Table 16.7 Permissible SCL Rise Time (t Sr) Values Time Indication IICX t cyc Indication I 2C Bus Specification (Max.) φφφφ = 5 MHz φφφφ = 8 MHz φφφφ = 10 MHz φφφφ = 16 MHz φφφφ = 20 MHz 07.5t cyc Normal mode 1000 ns 1000 ns 937 ns 750 ns 468 ns 375 ns High-speed mode 300 ns 300 ns 300 ns 300 ns 300 ns 300 ns 1 17.5t cyc Normal mode 1000 ns 1000 ns 1000 ns 1000 ns 1000 ns 875 ns High-speed mode 300 ns 300 ns 300 ns 300 ns 300 ns 300 ns • The I2C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I 2C bus interface SCL and SDA output timing is prescribed by t cyc, as shown in table 16.6. However, because of the rise and fall times, the I 2C bus interface specifications may not be satisfied at the maximum transfer rate. Table 16.8 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times. t BUFO fails to meet the I 2C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 µs) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I 2C bus. t SCLLO in high-speed mode and tSTASO in standard mode fail to satisfy the I 2C bus interface specifications for worst-case calculations of t Sr/tSf. Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I 2C bus. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |