| Electronic Components Datasheet Search |
|
DLPC8455AMD Datasheet(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DLPC8455AMD Datasheet(HTML) 36 Page - Texas Instruments |
|
36 / 73 page ![]() 5.20 DMD Low-Speed Interface Timing Requirements PARAMETER MIN TYP MAX UNIT DMD Low-Speed Interface (Single Ended) fclock 119.966 120 120.034 MHz Slew Rate DMD_LS_WDATA and DMD_LS_CLK VOL(DC) to VOH(AC) for rising edge and VOH(DC) to VOL(AC) for rising edge 1 3 V/ns DMD_DEN_ARSTZ VOL(AC) to VOH(AC) for rising edge 0.25 DMD_LS_RDATAx 0.5 DCD Duty Cycle Distortion 45 55 % Figure 5-15. DMD Low-Speed Differential Timing Parameters 5.21 DMD SubLVDS Interface Timing Requirements PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tR Differential output rise time (10%-90%) 400 ps tF Differential output fall time (10%-90%) 400 ps tswitch DMD HS Clock switching rate 0 1200 1440 Mbps fclock DMD HS Clock frequency 0 600 720 MHz DCout DMD HS Clock output duty cycle 45 50% 55 % DLPC8445, DLPC8445V, DLPC8455 DLPS253B – SEPTEMBER 2024 – REVISED AUGUST 2025 www.ti.com 36 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: DLPC8445 DLPC8445V DLPC8455 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |