SST26WF080BA datasheet(26/96 Pages) MICROCHIP

26 / 96 page

SST26WF040B/040BA SST26WF080B/080BA

DS20005283C-page 26

 2014-2017 Microchip Technology Inc.

5.18

Block-Erase

The Block-Erase instruction clears all bits in the

selected block to ‘1’. Block sizes can be 8 KByte, 32

KByte or 64 KByte depending on address, see Figure

3-1, Memory Map, for details. A Block-Erase instruction

applied to a protected memory area will be ignored.

Prior to any write operation, execute the WREN instruc-

tion. Keep CE# active low for the duration of any com-

mand sequence.

To execute a Block-Erase operation, the host drives

CE# low then sends the Block-Erase command cycle

(D8H), three address cycles, then drives CE# high.

Address bits AMS-A13 determine the block address

(BAX); the remaining address bits can be VIL or VIH. For

32 KByte blocks, A14:A13 can be VIL or VIH; for 64

KByte blocks, A15:A13 can be VIL or VIH. Poll the BUSY

bit in the Status register, or wait TBE, for the completion

of the internal, self-timed, Block-Erase operation. See

Figures 5-21 and 5-22 for the Block-Erase sequence.

FIGURE 5-21:

BLOCK-ERASE SEQUENCE (SQI)

FIGURE 5-22:

BLOCK-ERASE SEQUENCE (SPI)

20005283 F08.0

MODE 3

SCK

SIO(3:0)

CE#

C1 C0

MODE 0

A5 A4

MSN LSN

A3 A2

A1 A0

Note: MSN = Most Significant Nibble,

LSN = Least Significant Nibble

C[1:0] = D8H

CE#

SCK

ADDR

01 2 3 4 5 6 7 8

ADDR

HIGH IMPEDANCE

15 16

23 24

MODE 0

MODE 3

20005283 F58.0

MSB

SST26WF080BA Datasheet(PDF) 26 Page - Microchip Technology

SST26WF080BA Datasheet(HTML) 26 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL