EDBA164B4PR-1DITF-R datasheet(56/152 Pages) MICRON

56 / 152 page

• The 4-bit prefetch architecture enables BST command assertion on even clock cycles

following a WRITE or READ command. The effective burst length of a READ or WRITE

command truncated by a BST command is thus an integer multiple of four.

Figure 32: Burst WRITE Truncated by BST – WL = 1, BL = 16

Bank m

col addr a

Col addr a

WRITE

NOP

CK_c

CK_t

CA[9:0]

CMD

DQS_c

DQS_t

WL = 1

Transitioning data

BST prohibited

NOP

BST

NOP

WL × tCK + tDQSS

NOP

IN A4

IN A5

IN A6

IN A7

IN A0

IN A1

IN A2

IN A3

NOP

Notes:

1. The BST command truncates an ongoing WRITE burst WL × tCK + tDQSS after the rising

edge of the clock where the BST command is issued.

2. BST can only be issued an even number of clock cycles after the WRITE command.

3. Additional BST commands are not supported after T4 and must not be issued until after

the next READ or WRITE command.

216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM

BURST TERMINATE Command

09005aef85eb530a

216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDBA164B4PR-1DITF-R Datasheet(PDF) 56 Page - Micron Technology

EDBA164B4PR-1DITF-R Datasheet(HTML) 56 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL