TLV9041UIDBVR datasheet(10/67 Pages) TI

10 / 67 page

7.7 Electrical Characteristics

For VS = (V+) – (V–) = 1.2 V to 5.5 V (±0.6 V to ±2.75 V) at TA = 25°C, RL = 100 kΩ connected to VS / 2, VCM = VS / 2, and

VOUT = VS / 2, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

OFFSET VOLTAGE

VOS

Input offset voltage

±0.6

±2.25

TA = –40°C to

125°C

±2.5

dVOS/dT

Input offset voltage

drift

TA = –40°C to

125°C

±0.8

µV/

℃

PSRR

Input offset voltage

versus power supply

VS = ±0.6 V to ±2.75 V , VCM = V–

±20

±100

µV/V

Channel separation

f = 10 kHz

±5.6

µV/V

INPUT BIAS CURRENT

Input bias current (1)

±1

±12

IOS

Input offset current (1)

±0.5

±10

NOISE

Input voltage noise

f = 0.1 to 10 Hz

6.5

μVPP

Input voltage noise

density

f = 100 Hz

nV/√Hz

f = 1 kHz

f = 10 kHz

Input current noise (2)

f = 1 kHz

fA/√Hz

INPUT VOLTAGE RANGE

VCM

Common-mode

voltage range

(V–)

(V+)

CMRR

Common-mode

rejection ratio

(V–) < VCM < (V+) – 0.7 V, VS = 1.2 V

TA = –40°C to

125°C

(V–) < VCM < (V+) – 0.7 V, VS = 5.5 V

(V–) < VCM < (V+), VS = 1.2 V

(V–) < VCM < (V+), VS = 5.5 V

INPUT IMPEDANCE

ZID

Differential

80 || 1.4

GΩ || pF

ZICM

Common-mode

100 || 0.5

GΩ || pF

OPEN-LOOP GAIN

AOL

Open-loop voltage

gain

VS = 1.2 V, (V–) + 0.2 V < VO < (V+) – 0.2 V,

RL = 10 kΩ to VS / 2

TA = –40°C to

125°C

VS = 5.5 V, (V–) + 0.2 V < VO < (V+) – 0.2 V,

RL = 10 kΩ to VS / 2

125

VS = 1.2 V, (V–) + 0.1 V < VO < (V+) – 0.1 V,

RL = 100 kΩ to VS / 2

105

VS = 5.5 V, (V–) + 0.1 V < VO < (V+) – 0.1 V,

RL = 100 kΩ to VS / 2

107

130

FREQUENCY RESPONSE

THD+N

Total harmonic

distortion + noise (3)

VS = 5.5 V, VCM = 2.75 V, VO = 1 VRMS, G = +1, f = 1 kHz,

RL = 100 kΩ to VS / 2

0.013

GBW

Gain-bandwidth

product

RL = 1 MΩ connected to VS/2

350

kHz

Slew rate

VS = 5.5 V, G = +1, CL = 10 pF

0.2

V/μs

Settling time

To 0.1%, VS = 5.5 V, VSTEP = 4 V, G = +1, CL = 10 pF

μs

To 0.1%, VS = 5.5 V, VSTEP = 2 V, G = +1, CL = 10 pF

To 0.01%, VS = 5.5 V, VSTEP = 4 V, G = +1, CL = 10 pF

To 0.01%, VS = 5.5 V, VSTEP = 2 V, G = +1, CL = 10 pF

Phase margin

G = +1, RL = 100 kΩ connected to VS/2, CL = 10 pF

Overload recovery time VIN × gain > VS

μs

TLV9041, TLV9042, TLV9044

SBOS836E – MARCH 2020 – REVISED AUGUST 2021

www.ti.com

Submit Document Feedback

Product Folder Links: TLV9041 TLV9042 TLV9044

TLV9041UIDBVR Datasheet(PDF) 10 Page - Texas Instruments

TLV9041UIDBVR Datasheet(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL