T89C51CC02CA-RATIM datasheet(40/154 Pages) ATMEL

40 / 154 page

T89C51CC02

4126H–CAN–01/05

Figure 17. Reading Procedure

Note:

aa = 10 for the Hardware Security Byte.

Flash Protection from Parallel

Programming

The three lock bits in Hardware Security Byte (See ’In-System Programming’ section)

are programmed according to Table 23 provide different level of protection for the on-

chip code and data located in FM0 and FM1.

The only way to write this bits are the parallel mode. They are set by default to level 3.

Table 23. Program Lock bit

Note:

1. Program Lock bits

U: unprogrammed

P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core

verification.

Preventing Flash Corruption

See Section “Power Management”.

Flash Spaces Reading

Flash Spaces Mapping

FCON = 00000aa0b

Data Read

DPTR = Address

ACC= 0

Exec: MOVC A, @A+DPTR

Clear Mode

FCON = 00h

Program Lock bits

Protection Description

Security

Level

LB0

LB1

LB2

UUU

No program lock features enabled. MOVC instruction executed from

external program memory returns code data.

Parallel programming of the Flash is disabled.

Same as 2, also verify through parallel programming interface is

disabled. This is the factory defaul programming.

T89C51CC02CA-RATIM Datasheet(PDF) 40 Page - ATMEL Corporation

T89C51CC02CA-RATIM Datasheet(HTML) 40 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL