 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
T89C51CC02CA-RATIM Datasheet(PDF) 29 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
T89C51CC02CA-RATIM Datasheet(HTML) 29 Page - ATMEL Corporation |
|
|
29 / 154 page  29 T89C51CC02 4126H–CAN–01/05 Table 18. AUXR1 Register AUXR1 (S:A2h) Auxiliary Control Register 1 Reset Value = XXXX 00X0b Note: 1. ENBOOT is initialized with the invert BLJB at reset. See In-System Programming section. 7654 3210 - - ENBOOT - GF3 0 - DPS Bit Number Bit Mnemonic Description 7 - 6 - Reserved The value read from these bits is indeterminate. Do not set these bits. 5 ENBOOT (1) Enable Boot Flash Set this bit to map the boot Flash between F800h -FFFFh Clear this bit to disable boot Flash. 4- Reserved The value read from this bit is indeterminate. Do not set this bit. 3GF3 General Purpose Flag 3 20 Always Zero This bit is stuck to logic 0 to allow INC AUXR1 instruction without affecting GF3 flag. 1- Reserved for Data Pointer Extension 0DPS Data Pointer Select bit Set to select second dual data pointer: DPTR1. Clear to select first dual data pointer: DPTR0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
