Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

STM32F479II Datasheet(PDF) 92 Page - STMicroelectronics

Part # STM32F479II
Description  8- to 14-bit parallel camera interface up to 54 Mbytes
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F479II Datasheet(HTML) 92 Page - STMicroelectronics

Back Button STM32F479II Datasheet HTML 88Page - STMicroelectronics STM32F479II Datasheet HTML 89Page - STMicroelectronics STM32F479II Datasheet HTML 90Page - STMicroelectronics STM32F479II Datasheet HTML 91Page - STMicroelectronics STM32F479II Datasheet HTML 92Page - STMicroelectronics STM32F479II Datasheet HTML 93Page - STMicroelectronics STM32F479II Datasheet HTML 94Page - STMicroelectronics STM32F479II Datasheet HTML 95Page - STMicroelectronics STM32F479II Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 208 page
background image
Electrical characteristics
STM32F479xx
92/208
DocID028010 Rev 2
5.3.3
Operating conditions at power-up / power-down (regulator ON)
Subject to general operating conditions for TA.
Table 20. Operating conditions at power-up / power-down (regulator ON)
5.3.4
Operating conditions at power-up / power-down (regulator OFF)
Subject to general operating conditions for TA.
5.3.5
Reset and power control block characteristics
The parameters given in Table 22 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 17.
Table 19. VCAP1/VCAP2 operating conditions(1)
1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be
replaced by two 100 nF decoupling capacitors.
Symbol
Parameter
Conditions
CEXT
Capacitance of external capacitor
2.2 µF
ESR
ESR of external capacitor
< 2
Ω
Symbol
Parameter
Min
Max
Unit
tVDD
VDD rise time rate
20
µs/V
VDD fall time rate
20
Table 21. Operating conditions at power-up / power-down (regulator OFF)(1)
1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below
1.08 V.
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise time rate
Power-up
20
µs/V
VDD fall time rate
Power-down
20
tVCAP
VCAP_1 and VCAP_2 rise time rate Power-up
20
VCAP_1 and VCAP_2 fall time rate
Power-down
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com