MPC8343ECVRADDB datasheet(64/79 Pages) FREESCALE

64 / 79 page

MPC8343EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 10

Freescale Semiconductor

Clocking

19.2

Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300

core clock (core_clk). Table 57 shows the encodings for RCWL[COREPLL]. COREPLL values that are

not listed in Table 57 should be considered as reserved.

NOTE

Core VCO frequency = core frequency

× VCO divider

VCO divider must be set properly so that the core VCO frequency is in the

range of 800–1800 MHz.

High

0011

6 : 1

100

150

200

High

0100

8 : 1

133

200

266

High

0101

10 : 1

166

250

333

High

0110

12 : 1

200

300

High

0111

14 : 1

233

High

1000

16 : 1

266

1 CFG_CLKIN_DIV doubles csb_clk if set high.

2 CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

DDR2 memory may be used at 133 MHz provided that the memory components are specified for operation at this frequency.

Table 57. e300 Core PLL Configuration

RCWL[COREPLL]

core_clk : csb_clk Ratio

VCO Divider1

0–1

2–5

0000

PLL bypassed

(PLL off, csb_clk clocks core directly)

PLL bypassed

(PLL off, csb_clk clocks core directly)

0001

01:1

0001

01:1

0001

01:1

0001

01:1

0001

1.5:1

0001

1.5:1

0001

1.5:1

0001

1.5:1

Table 56. CSB Frequency Options for Agent Mode (continued)

CFG_CLKIN_DIV

at Reset1

SPMF

csb_clk :

Input Clock Ratio2

Input Clock Frequency (MHz)2

16.67

33.33

66.67

csb_clk Frequency (MHz)

MPC8343ECVRADDB Datasheet(PDF) 64 Page - Freescale Semiconductor, Inc

MPC8343ECVRADDB Datasheet(HTML) 64 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL