| Electronic Components Datasheet Search |
|
M24LR64-R-DW6T/2 Datasheet(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M24LR64-R-DW6T/2 Datasheet(HTML) 51 Page - STMicroelectronics |
|
51 / 126 page ![]() M24LR64-R M24LR64-R to VCD frames Doc ID 15170 Rev 8 51/126 For the Fast commands, the SOF comprises an unmodulated time of 113.28 µs, followed by 48 pulses at 423.75 kHz (fC/32), and a logic 1 that includes an unmodulated time of 37.76 µs followed by 16 pulses at 423.75 kHz as shown in Figure 38. Figure 38. Start of frame, low data rate, one subcarrier x2 12.4 SOF when using two subcarriers 12.5 High data rate The SOF comprises 27 pulses at 484.28 kHz (fC/28), followed by 24 pulses at 423.75 kHz (fC/32), and a logic 1 that includes 9 pulses at 484.28 kHz followed by 8 pulses at 423.75 kHz as shown in Figure 39. For the Fast commands, the x2 mode is not available. Figure 39. Start of frame, high data rate, two subcarriers 12.6 Low data rate The SOF comprises 108 pulses at 484.28 kHz (fC/28), followed by 96 pulses at 423.75 kHz (fC/32), and a logic 1 that includes 36 pulses at 484.28 kHz followed by 32 pulses at 423.75 kHz as shown in Figure 40. For the Fast commands, the x2 mode is not available. Figure 40. Start of frame, low data rate, two subcarriers 226.56µs ai12081 75.52µs 112.39µs ai12082 37.46µs 449.56µs ai12083 149.84µs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |