HD6432138SW datasheet(161/1061 Pages) RENESAS

161 / 1061 page

Section 5 Interrupt Controller

Rev. 4.00 Jun 06, 2006 page 107 of 1004

REJ09B0301-0400

ISCRH and ISCRL are 8-bit readable/writable registers that select rising edge, falling edge, or

both edge detection, or level sensing, for the input at pins

IRQ7 to IRQ0.

Each of the ISCR registers is initialized to H'00 by a reset and in hardware standby mode.

ISCRH Bits 7 to 0, ISCRL Bits 7 to 0: IRQ7 Sense Control A and B (IRQ7SCA, IRQ7SCB) to

IRQ0 Sense Control A and B (IRQ0SCA, IRQ0SCB)

ISCRH Bits 7 to 0

ISCRL Bits 7 to 0

IRQ7SCB to

IRQ0SCB

IRQ7SCA to

IRQ0SCA

Description

Interrupt request generated at

IRQ7 to IRQ0 input low level

(Initial value)

Interrupt request generated at falling edge of

IRQ7 to IRQ0 input

Interrupt request generated at rising edge of

IRQ7 to IRQ0 input

Interrupt request generated at both falling and rising edges of

IRQ7 to IRQ0 input

5.2.5

IRQ Status Register (ISR)

IRQ7F

R/(W)*

IRQ6F

R/(W)*

IRQ5F

R/(W)*

IRQ4F

R/(W)*

IRQ3F

R/(W)*

IRQ0F

R/(W)*

IRQ2F

R/(W)*

IRQ1F

R/(W)*

Bit

Initial value

Read/Write

Note: * Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ7 to IRQ0 interrupt

requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 0—IRQ7 to IRQ0 Flags (IRQ7F to IRQ0F): These bits indicate the status of IRQ7 to

IRQ0 interrupt requests.

HD6432138SW Datasheet(PDF) 161 Page - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 161 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL