APM32E103CCU6-R datasheet(44/79 Pages) GEEHY

44 / 79 page

www.g eeh y.co m

Pag e 43

Table 27 Power Consumption in Run Mode when the Program is Executed in RAM

Parameter

Conditions

fHCLK

Typical value (1)

Maximum value (1)

TA=25

℃，VDD=3.3V

TA=105

℃，VDD=3.6V

IDDA

(μA)

IDD(mA）

IDDA

(μA)

IDD(mA)

Power

consumption

in run mode

HSECLK bypass (2) , enabling all

peripherals

96MHz

218.11

18.82

254.07

19.78

72MHz

168.27

14.51

198.01

15.31

48MHz

121.38

10.23

145.28

11.22

36MHz

98.49

7.91

119.64

8.85

24MHz

121.37

5.75

145.12

6.69

16MHz

91.32

4.23

111.49

5.54

8MHz

17.85

2.22

26.07

3.37

HSECLK bypass (2) , turning off all

peripherals

96MHz

218.15

12.98

253.06

13.84

72MHz

168.21

10.19

197.29

10.91

48MHz

121.37

7.19

144.47

8.23

36MHz

98.45

5.76

119.07

6.70

24MHz

121.38

4.27

144.40

5.33

16MHz

91.31

3.28

111.54

4.37

8MHz

17.84

2.23

25.98

3.37

HSICLK (2) , enabling all

peripherals

64MHz

237.31

13.98

272.39

15.31

48MHz

206.81

10.51

239.84

12.06

36MHz

184.48

8.14

216.88

9.59

24MHz

163.22

5.41

195.99

6.97

16MHz

177.24

3.61

209.78

5.25

8MHz

102.72

1.89

130.84

3.45

HSICLK (2) , turning off all

peripherals

64MHz

237.31

7.79

272.15

9.41

48MHz

206.70

5.97

239.51

7.38

36MHz

184.51

4.29

216.97

6.33

24MHz

163.17

2.96

196.29

4.53

16MHz

177.19

2.06

209.49

3.79

8MHz

102.68

1.10

130.88

2.92

Note: (1) It is obtained from a comprehensive evaluation and is not tested in production.

(2) The external clock is 8MHz, and when fHCLK>8MHz, turn on PLL, otherwise, turn off PLL.

APM32E103CCU6-R Datasheet(PDF) 44 Page - Geehy Semiconductor Co., Ltd.

APM32E103CCU6-R Datasheet(HTML) 44 Page - Geehy Semiconductor Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL