ST7LITEUS5 datasheet(99/136 Pages) STMICROELECTRONICS

99 / 136 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS2, ST7LITEUS5

Electrical characteristics

99/136

12.4

Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over

temperature range does not take into account the clock source current consumption. To get

the total device consumption, the two current values must be added (except for Halt mode

for which the clock is stopped). Refer to Section 12.4.2: Internal RC oscillator supply current

characteristics.

TA = -40 to +125 °C unless otherwise specified.

12.4.1

Supply current

Table 52.

Supply current characteristics

Symbol

Parameter

Conditions

Typ

Max

Unit

IDD

Supply current in Run mode (1)

fCPU = 4 MHz

2.5

4.5(2)

fCPU = 8 MHz

5.0

7.5

Supply current in Wait mode(3)

fCPU = 4 MHz

0.85

2.0(2)

fCPU = 8 MHz

1.2

3.5

Supply current in Wait mode(4)

fCPU/32 = 250 kHz

600

950

μA

Supply current in Slow-Wait mode(5)

fCPU/32 = 250 kHz

450

750

Supply current in AWUFH mode (6)(7)

100(2)

Supply current in Active-halt mode

100

250

Supply current in Halt mode (8)

TA = 85 °C

0.5

3.0

TA = 125 °C

0.5

5.0

Supply current in Run mode(1)

fCPU = 4 MHz

1.30

2.0 (2)

Supply current in Wait mode(3)

fCPU = 4 MHz

0.36

0.5 (2)

Supply current in Slow mode(4)

fCPU/32 = 250 kHz

300

400(2)

μA

Supply current in Slow-wait mode (5)

fCPU/32 = 250 kHz

250

350(2)

Supply current in AWUFH mode(6)(7)

50 (2)

Supply current in Active-halt mode

150(2)

Supply current in Halt mode(8)

TA = 85 °C

0.25

2.5 (2)

TA = 125 °C

0.25

4.5 (2)

CPU running with memory access, all I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in

reset state; clock input (CLKIN) driven by external square wave, LVD disabled.

Data based on characterization, not tested in production.

All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN)

driven by external square wave, LVD disabled.

All I/O pins in input mode with a static value at VDD or VSS (no load), all peripherals in reset state; clock input (CLKIN)

driven by external square wave, LVD disabled.

Slow-Wait mode selected with fCPU based on fOSC divided by 32. All I/O pins in input mode with a static value at VDD or

VSS (no load), all peripherals in reset state; clock input (CLKIN) driven by external square wave, LVD disabled.

All I/O pins in input mode with a static value at VDD or VSS (no load). Data tested in production at VDD max. and fCPU max.

This consumption refers to the Halt period only and not the associated run period which is software dependent.

All I/O pins in output mode with a static value at VSS (no load), LVD disabled. Data based on characterization results,

tested in production at VDD max and fCPU max.

Obsolete

Product(s)

- Obsolete

Product(s)

ST7LITEUS5 Datasheet(PDF) 99 Page - STMicroelectronics

ST7LITEUS5 Datasheet(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL