FT51BQ-R datasheet(13/43 Pages) FTDI

13 / 43 page

FT51A Advanced MCU with 8051 Compatible Core IC Datasheet

Version 1.5

Doc ument N o.: FT _000877

C learance N o.: FT DI#420

3.2.3

PLL Control

The block provides an internally generated 48MHz clock to the system without the need of an external

reference clock. This block is trimmed at factory test to 48MHz. During USB transactions the PLL will

provide an accurate clock, locked to the incoming USB data rate.

3.2.4

16KB Multi-Time Programmable (MTP) memory

16K bytes of MTP memory are available for firmware programming. Code stored with the MTP memory is

copied to the Shadow RAM on power up or an external reset. See section 3.2.6.

3.2.5

8KB Data RAM

8K bytes of data RAM are provided.

3.2.6

16KB Shadow RAM

To facilitate fast program memory access, limit any bottlenecks and to allow fast programming times in a

debug environment, a shadow RAM exists that the CPU will run from. The Shadow RAM has the following

features:



The contents of the MTP are copied to the shadow RAM after a system reset – i.e. a POR reset or

a pin reset.



A single command (register write access) initiates a hard copy of the program memo ry – i.e. the

contents of the shadow RAM are copied to the MTP.

3.2.7

Special Function Register

The 8051 core has a special function register area (SFR) and is limited to 128 locations. This area

facilitates access to IO registers and the USB Full-Speed Device Controller command/data through in-

direct addressing method.

3.2.8

IO Registers

The FT51A contains approximately 300 IO registers. See Appendix C for a full list of the IO registers.

3.2.9

LDO Regulators

The +3.3V LDO regulator generates the +3.3V re ference voltage for driving the USB transceiver cell

output buffers. It requires an external decoupling capacitor to be attached to the regulator output pin.

The main function of the LDO is to power the USB Transceiver and the Reset Generator Cells rather than

to power external logic. However, it can be used to supply external circuitry requiring a +3.3V nominal

supply with a maximum current of 50mA.

The +1.8V LDO regulator generates the +1.8V supply voltage for internal digital circuits.

3.2.10

BCD Detect

Special circuitry inside the FT51A detects when the USB upstream port is connected to a dedicated

charging port. When it detects that it is connected to a dedicated charging port, the FT51A can use a DIO

or AIO pin to notify a microcontroller or logic on the application board which in turn controls the battery

charging circuits.

FT51BQ-R Datasheet(PDF) 13 Page - Future Technology Devices International Ltd.

FT51BQ-R Datasheet(HTML) 13 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

Datasheet Download

Link URL