| Electronic Components Datasheet Search |
|
IDT7143LA55PF Datasheet(PDF) 13 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
IDT7143LA55PF Datasheet(HTML) 13 Page - Integrated Device Technology |
|
13 / 16 page ![]() 6.42 IDT7133SA/LA, IDT7143SA/LA High-Speed 2K x 16 Dual-Port RAM Military, Industrial and Commercial Temperature Ranges 13 Timing Waveform of BUSY Arbitration Controlled by CE Timing(1) Timing Waveform of BUSY Arbitration Controlled by Addresses(1) NOTES: 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A". 2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT7133 only). tAPS(2) 2746 drw 13 ADDR"A" AND "B" ADDRESSES MATCH CE"B" BUSY"B" tBAC tBDC CE"A" tRC 2746 drw 14 ADDR "A" ADDRESSES MATCH ADDR "B" BUSY "B" ADDRESSES DO NOT MATCH tWC OR tAPS tBAA tBDA (2) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |