MPC8323CVRAFDCA datasheet(67/82 Pages) FREESCALE

67 / 82 page

MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4

Freescale Semiconductor

Clocking

22.4

System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor

encodings for the system PLL.

NOTE

System PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO

divider).

The VCO divider needs to be set properly so that the System PLL VCO

frequency is in the range of 300–600 MHz.

As described in Section 22, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset

configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the

primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 59

DDR1/DDR2 memory bus frequency (MCLK)2

133

MHz

Local bus frequency (LCLK

n)3

MHz

PCI input frequency (CLKIN or PCI_CLK)

MHz

1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting csb_clk, MCLK,

LCLK[0:2], and

core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.

2 The DDR1/DDR2 data rate is 2× the DDR1/DDR2 memory bus frequency.

3 The local bus frequency is 1/2, 1/4, or 1/8 of the lb_clk frequency (depending on LCRR[CLKDIV]) which is in turn 1× or 2× the

csb_clk frequency (depending on RCWL[LBCM]).

Table 58. System PLL Multiplication Factors

RCWL[SPMF]

System PLL

Multiplication Factor

0000

Reserved

0001

Reserved

0010

× 2

0011

× 3

0100

× 4

0101

× 5

0110

× 6

0111–1111

Reserved

Table 57. Operating Frequencies for PBGA (continued)

Characteristic1

Max Operating Frequency

Unit

MPC8323CVRAFDCA Datasheet(PDF) 67 Page - Freescale Semiconductor, Inc

MPC8323CVRAFDCA Datasheet(HTML) 67 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL